High speed DRAM architecture with uniform access latency

Details High speed DRAM architecture with uniform access latency High speed DRAM architecture with uniform access latency

2010-05-21

2011-10-25

Mai, Son L (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S189040

Reexamination Certificate

active

08045413

ABSTRACT:
A Dynamic Random Access Memory (DRAM) performs read, write, and refresh operations. The DRAM includes a plurality of sub-arrays, each having a plurality of memory cells, each of which is coupled with a complementary bit line pair and a word line. The DRAM further includes a word line enable device for asserting a selected one of the word lines and a column select device for asserting a selected one of the bit line pairs. A timing circuit is provided for controlling the word line enable device, the column select device, and the read, write, and refresh operations in response to a word line timing pulse. The read, write, and refresh operation are performed in the same amount of time.

REFERENCES:
patent: 4415994 (1983-11-01), Ive et al.
patent: 4633441 (1986-12-01), Ishimoto
patent: 4658354 (1987-04-01), Nukiyama
patent: 4796234 (1989-01-01), Itoh et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5294842 (1994-03-01), Iknaian et al.
patent: 5371714 (1994-12-01), Matsuda et al.
patent: 5402388 (1995-03-01), Wojcicki et al.
patent: 5544124 (1996-08-01), Zagar et al.
patent: 5550784 (1996-08-01), Takai
patent: 5579267 (1996-11-01), Koshikawa
patent: 5655105 (1997-08-01), McLaury
patent: 5657285 (1997-08-01), Rao
patent: 5666324 (1997-09-01), Kosugi et al.
patent: 5666480 (1997-09-01), Leung et al.
patent: 5703815 (1997-12-01), Kuhara et al.
patent: 5713005 (1998-01-01), Proebsting
patent: 5748560 (1998-05-01), Sawada
patent: 5784705 (1998-07-01), Leung
patent: 5787457 (1998-07-01), Miller et al.
patent: 5808959 (1998-09-01), Kengeri et al.
patent: RE35934 (1998-10-01), Takai
patent: 5822772 (1998-10-01), Chan et al.
patent: 5829026 (1998-10-01), Leung et al.
patent: 5835443 (1998-11-01), Fujita
patent: 5856940 (1999-01-01), Rao
patent: 5901086 (1999-05-01), Wang et al.
patent: 5903509 (1999-05-01), Ryan et al.
patent: 5978305 (1999-11-01), Sasaki et al.
patent: 6014339 (2000-01-01), Kobayashi et al.
patent: 6067274 (2000-05-01), Yoshimoto
patent: 6072743 (2000-06-01), Amano et al.
patent: 6078546 (2000-06-01), Lee
patent: 6084823 (2000-07-01), Suzuki et al.
patent: 6091629 (2000-07-01), Osada et al.
patent: 6108229 (2000-08-01), Shau
patent: 6108243 (2000-08-01), Suzuki et al.
patent: 6151236 (2000-11-01), Bondurant et al.
patent: 6208563 (2001-03-01), Naritake
patent: 6208577 (2001-03-01), Mullarkey
patent: 6356509 (2002-03-01), Abdel-Hafeez et al.
patent: 6359831 (2002-03-01), McLaury
patent: 6360294 (2002-03-01), Ferrant et al.
patent: 6427197 (2002-07-01), Sato et al.
patent: 6510492 (2003-01-01), Hsu et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6539454 (2003-03-01), Mes
patent: 6650573 (2003-11-01), Sunaga et al.
patent: 6711083 (2004-03-01), Demone
patent: 6850449 (2005-02-01), Takahashi
patent: 6853602 (2005-02-01), Huang
patent: 6876592 (2005-04-01), Takahashi et al.
patent: 6891772 (2005-05-01), Demone
patent: 7012850 (2006-03-01), Demone
patent: 2006/0007770 (2006-01-01), Shinozaki et al.
patent: 1142672 (1997-02-01), None
patent: 0179605 (1986-04-01), None
patent: 0198673 (1986-10-01), None
patent: 0280882 (1988-09-01), None
patent: 0517240 (1992-12-01), None
patent: 0704848 (1996-03-01), None
patent: 0704850 (1996-04-01), None
patent: 0788110 (1997-08-01), None
patent: 61-144795 (1986-07-01), None
patent: 4-106782 (1992-04-01), None
patent: 6-168590 (1994-06-01), None
patent: 09091955 (1997-04-01), None
patent: 10-233091 (1998-09-01), None
patent: 2000-137982 (2000-05-01), None
patent: 2000-137983 (2000-05-01), None
patent: 2004-503049 (2004-01-01), None
patent: 2000-17520 (2005-02-01), None
patent: 98/56004 (1998-12-01), None
PCT Patent Application No. PCT/CA2001/000949, International Search Report dated Apr. 12, 2002, p. 2.
Kawaraha et al., “A Charge Recycle Refresh for Gb-Scale DRAM's in File Applications”, IEEE Journal of Solid-State Circuits, vol. 29, No. 6, Jun. 1994, pp. 715-722.
Boemo et al., “The Wave Pipeline Effect on LUT-based FPGA Architectures”, Ciudad Universitaria, Feb. 1996, Madrid, Spain.
Heshami, “A 250-MHz Skewed—Clock Pipelined Data Buffer”, IEEE Journal of Solid-State Circuits, vol. 31, No. 3, Mar. 1996, pp. 376 to 383.
Chappell et al., “A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL RAM with a Fully Pipelined Architecture”, IEEE Journal of Solid-state Circuits, vol. 26, No. 11, Nov. 1991, pp. 1577 to 1583.
Takai et al., “250 Mbyte/s Synchronous DRAM Using a 3-stage-Pipelined Architecture”, IEEE Journal of Solid-State Circuits, vol. 29, No. 4, Apr. 1994, pp. 426 to 431.
U.S. Appl. No. 12/249,413 Notice of Allowance dated Feb. 22, 2010.

Affiliated with

Also associated with

Rating

High speed DRAM architecture with uniform access latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed DRAM architecture with uniform access latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed DRAM architecture with uniform access latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4257580