Microprocessor with improved data stream prefetching

Details Microprocessor with improved data stream prefetching Microprocessor with improved data stream prefetching

2010-10-25

2011-12-13

Song, Jasmine (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S202000, C711S203000, C711S204000, C711S205000, C711S206000, C711S207000, C711S213000, C712S207000, C712S237000

Reexamination Certificate

active

08078806

ABSTRACT:
A microprocessor coupled to a system memory by a bus includes an instruction decode unit that decodes an instruction that specifies a data stream in the system memory and a stream prefetch priority. The microprocessor also includes a load/store unit that generates load/store requests to transfer data between the system memory and the microprocessor. The microprocessor also includes a stream prefetch unit that generates a plurality of prefetch requests to prefetch the data stream from the system memory into the microprocessor. The prefetch requests specify the stream prefetch priority. The microprocessor also includes a bus interface unit (BIU) that generates transaction requests on the bus to transfer data between the system memory and the microprocessor in response to the load/store requests and the prefetch requests. The BIU prioritizes the bus transaction requests for the prefetch requests relative to the bus transaction requests for the load/store requests based on the stream prefetch priority.

REFERENCES:
patent: 5375216 (1994-12-01), Moyer et al.
patent: 5732242 (1998-03-01), Mowry
patent: 5835967 (1998-11-01), McMahan
patent: 5948095 (1999-09-01), Arora et al.
patent: 6119222 (2000-09-01), Shiell et al.
patent: 6128703 (2000-10-01), Bourekas et al.
patent: 6202130 (2001-03-01), Scales et al.
patent: 6212603 (2001-04-01), McInerney et al.
patent: 6240488 (2001-05-01), Mowry
patent: 6401192 (2002-06-01), Schroter et al.
patent: 6434649 (2002-08-01), Baker et al.
patent: 6490658 (2002-12-01), Ahmed et al.
patent: 6578130 (2003-06-01), Barrick et al.
patent: 6775765 (2004-08-01), Lee et al.
patent: 6785772 (2004-08-01), Venkumahanti et al.
patent: 6832280 (2004-12-01), Malik et al.
patent: 6854048 (2005-02-01), Dice
patent: 6981099 (2005-12-01), Paulraj et al.
patent: 6985999 (2006-01-01), Henry et al.
patent: 7177985 (2007-02-01), Diefendorff
patent: 7194582 (2007-03-01), Diefendorff et al.
patent: 7480769 (2009-01-01), Diefendorff et al.
patent: 7506106 (2009-03-01), Diefendorff
patent: 7509459 (2009-03-01), Diefendorff
patent: 7512740 (2009-03-01), Diefendorff
patent: 7533220 (2009-05-01), Diefendorff
patent: 7664920 (2010-02-01), Diefendorff
patent: 7822943 (2010-10-01), Diefendorff
patent: 2002/0087802 (2002-07-01), Al-Dajani et al.
patent: 2003/0018875 (2003-01-01), Henry et al.
patent: 2004/0186960 (2004-09-01), Poggio
Altivec™ Technology Programming Environments Manual, Rev. 2.0, Digital DNA from Motorola, pp. 5-1 thru 5-12 (Feb. 2002).
Ball, S. and Probin, R.,An Overview of Altivec on the PowerPC, Lightsoft, 9 pages, from http://www.lightsoft.co.uk/Fantasm/aoverview.html (Copyright 1998).
Diefendorff, K. et al., “Altivec Extension to PowerPC Accelerates Media Procesing,”IEEE Micro, IEEE, pp. 85-95 (Mar.-Apr. 2000).
Diefendorff, K. et al., “Evolution of the PowerPC Architecture,”IEEE Micro, IEEE, pp. 34-49 (Apr. 1994).
Diefendorff, K. and Allen, M., “Organization of the Motorola 88110 Superscalar RISC Microprocessor,”IEEE Micro, IEEE, pp. 40-63 (Apr. 1992).
IA-32 Intel® Architecture Software Developer's Manual, vol. 2:Instruction Set Reference, Intel Corporation, pp. 3-600 and 3-601 (Copyright 1997-2001).
McKee, S.A. et al., “Smarter Memory: Improving Bandwidth For Streamed References,”Computer, IEEE, pp. 54-63 (Jul. 1998).
Ollmann, I.,Altivec(a.k.a Velocity Engine), Altivec Tutorial, 55 pages (Copyright 2001).
Struik, P. et al., “A Combined Hardware/Software Solution for Stream Prefetching in Multimedia Applications,”Proceedings of Multimedia Hardware Architectures, vol. 3311, SPIE, pp. 120-130 (Mar. 26, 1998).
The Caches: Memory and Alignment, Apple Computer, Inc., 6 pages (Copyright 2003).
VanderWiel, S. and Lilja, D.J.,A Survey of Data Prefetching Techniques, University of Minnesota, Technical Report No. HPPC-96-05, pp. 1-26 (Oct. 1996).
VanderWiel, S. and Lilja, D.J., “When Caches Aren't Enough: Data Prefetching Techniques,”Computer, IEEE, pp. 22-30 (Jul. 1997).
Office Communication, dated Feb. 21, 2008 for U.S. Appl. No. 11/463,950, filed Aug. 11, 2006, 11 pages.
Office Communication, dated Aug. 21, 2008 for U.S. Appl. No. 11/463,950, filed Aug. 11, 2006, 11 pages.
Office Communication, dated Apr. 14, 2009 for U.S. Appl. No. 11/463,950, filed Aug. 11, 2006, 13 pages.
Office Communication, dated Feb. 22, 2008 for U.S. Appl. No. 11/463,954, filed Aug. 11, 2006, 8 pages.
Office Communication, dated Sep. 6, 2007 for U.S. Appl. No. 11/463,957, filed Aug. 11, 2006, 9 pages.
Office Communication, dated Feb. 8, 2008, for U.S. Appl. No. 11/549,413, filed Oct. 13, 2006, 11 pages.
Office Communication, dated Jan. 28, 2008 for U.S. Appl. No. 11/549,418, filed Oct. 13, 2006, 13 pages.

Affiliated with

Also associated with

Rating

Microprocessor with improved data stream prefetching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor with improved data stream prefetching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with improved data stream prefetching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4257153