Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-06-30
2010-10-05
Rizk, Sam (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S763000, C711S169000, C711S140000, C711S167000, C711S158000
Reexamination Certificate
active
07810013
ABSTRACT:
In some embodiments, a chip includes a memory core, a write buffer, transmitters, receivers to receive groups of signals including write data signals and associated error detection signals, and circuitry to provide the error detection signals to the transmitters to be transmitted to another chip and to provide the write data signals to the write buffer. The write data signals are held in the write buffer at least until it is determined whether their associated transmitted error detection signals match corresponding error detection signals stored in the other chip. Other embodiments are described and claimed.
REFERENCES:
patent: 5603010 (1997-02-01), Dodd et al.
patent: 5956753 (1999-09-01), Glew et al.
patent: 6625707 (2003-09-01), Bormann
patent: 6895527 (2005-05-01), Quach et al.
patent: 6993633 (2006-01-01), Sakakibara et al.
patent: 2005/0108465 (2005-05-01), Vogt
patent: 2005/0108490 (2005-05-01), Vogt
patent: 2005/0108611 (2005-05-01), Vogt
patent: 2007/0162825 (2007-07-01), Wang et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Rizk Sam
LandOfFree
Memory device that reflects back error detection signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device that reflects back error detection signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device that reflects back error detection signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4240801