Semiconductor device having LDMOS transistor and method for...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S336000, C257SE29257

Reexamination Certificate

active

07667267

ABSTRACT:
A semiconductor device includes: a semiconductor substrate having a first semiconductor layer, an insulation layer and a second semiconductor layer, which are stacked in this order; a LDMOS transistor disposed on the first semiconductor layer; and a region having a dielectric constant, which is lower than that of the first or second semiconductor layer. The region contacts the insulation layer, and the region is disposed between a source and a drain of the LDMOS transistor. The device has high withstand voltage in a direction perpendicular to the substrate.

REFERENCES:
patent: 5485030 (1996-01-01), Terashima
patent: 5561077 (1996-10-01), Terashima
patent: 5736774 (1998-04-01), Fujihira
patent: 6333234 (2001-12-01), Liu
patent: 7315062 (2008-01-01), Ohtake
patent: 2006/0087343 (2006-04-01), Himi et al.
patent: WO 03/036699 (2003-05-01), None
Luo et al.,A Novel E-SIMOX SOI High Voltage Device Structure with Shielding Trench, Proceedings of the International Conference on Communications, Circuits and Systems, 2005, vol. 2, May 27-30, 2005, pp. 1403-1406.
Office Action dated May 2, 2008 in corresponding German Patent Application No. 10 2006 045 214.3-33 (and English translation).
Progress in Power ICs and MEMs, “Analog” Technologies to Interface the Real World, 2004, C. Contiero, B. Murari and B. Vigna (discussed on p. 1 in the specification).
A High Breakdown Voltage IC with Lateral Power Device based on SODI Structure, Proceedings of 2004 International Symposium on Power Semiconductor Devices & ICs, Kitakyushu, pp. 375-378.
New 1200V MOSFET Structure on SOI with SIP Proceeding Layer, proceedings of 1998 International Symposium on Power Semi Devices & ICs, Kyoto, pp. 25-28; H. Funaki, Y. Yamaguchi, K. Hirayama.
Realization of High Breakdown Voltage(>700 V)in Thin SOI Devices, 1991 IEEE, pp. 31-35; S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device having LDMOS transistor and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having LDMOS transistor and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having LDMOS transistor and method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4197860

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.