Multithreading microprocessor with optimized thread...

Details Multithreading microprocessor with optimized thread... Multithreading microprocessor with optimized thread...

2005-02-04

2010-02-02

An, Meng-Ai (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C712S216000, C712S219000

Reexamination Certificate

active

07657891

ABSTRACT:
A multithreading processor for concurrently executing multiple threads is provided. The processor includes an execution pipeline and a thread scheduler that dispatches instructions of the threads to the execution pipeline. The execution pipeline detects a stalling event caused by a dispatched instruction, and flushes the execution pipeline to enable instructions of other threads to continue executing. The execution pipeline communicates to the scheduler which thread caused the stalling event, and the scheduler stops dispatching instructions for the thread until the stalling condition terminates. In one embodiment, the execution pipeline only flushes the thread including the instruction that caused the event. In one embodiment, the execution pipeline stalls rather than flushing if the thread is the only runnable thread. In one embodiment, the processor includes skid buffers to which the flushed instructions are rolled back so the instruction fetch pipeline need not be flushed, only the execution pipeline.

REFERENCES:
patent: 4126895 (1978-11-01), Weemaes et al.
patent: 4924380 (1990-05-01), McKinney et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5095460 (1992-03-01), Rodeheffer
patent: 5276887 (1994-01-01), Haynie
patent: 5309382 (1994-05-01), Tamura et al.
patent: 5357512 (1994-10-01), Khaira et al.
patent: 5528513 (1996-06-01), Vaitzblit et al.
patent: 5546554 (1996-08-01), Yung et al.
patent: 5734877 (1998-03-01), Ries et al.
patent: 5745778 (1998-04-01), Alfieri
patent: 5793993 (1998-08-01), Broedner et al.
patent: 5832278 (1998-11-01), Pham
patent: 5860000 (1999-01-01), Biswas et al.
patent: 5898694 (1999-04-01), Ilyadis et al.
patent: 5913049 (1999-06-01), Shiell et al.
patent: 5938742 (1999-08-01), Faddell et al.
patent: 6032218 (2000-02-01), Lewin et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6094435 (2000-07-01), Hoffman et al.
patent: 6101193 (2000-08-01), Ohba
patent: 6105051 (2000-08-01), Borkenhagen et al.
patent: 6105053 (2000-08-01), Kimmel et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6163827 (2000-12-01), Viswanadham et al.
patent: 6170051 (2001-01-01), Dowling
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6237081 (2001-05-01), Le et al.
patent: 6272520 (2001-08-01), Sharangpani et al.
patent: 6272579 (2001-08-01), Lentz et al.
patent: 6295600 (2001-09-01), Parady
patent: 6385715 (2002-05-01), Merchant et al.
patent: 6389449 (2002-05-01), Nemirovsky et al.
patent: 6434155 (2002-08-01), Jones et al.
patent: 6470016 (2002-10-01), Kalkunte et al.
patent: 6477562 (2002-11-01), Nemirovsky et al.
patent: 6516369 (2003-02-01), Bredin
patent: 6542921 (2003-04-01), Sager
patent: 6549930 (2003-04-01), Chrysos et al.
patent: 6556571 (2003-04-01), Shahrier et al.
patent: 6563818 (2003-05-01), Sang et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6609190 (2003-08-01), Kahle et al.
patent: 6633939 (2003-10-01), Butta' et al.
patent: 6647449 (2003-11-01), Watts
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6665760 (2003-12-01), Dotson
patent: 6694425 (2004-02-01), Eickemeyer
patent: 6721874 (2004-04-01), Le et al.
patent: 6754736 (2004-06-01), Ogawa et al.
patent: 6792446 (2004-09-01), Merchant et al.
patent: 6810426 (2004-10-01), Mysore et al.
patent: 6868529 (2005-03-01), Frannhagen
patent: 6918116 (2005-07-01), Ang
patent: 6987517 (2006-01-01), Donovan et al.
patent: 7007153 (2006-02-01), Berenbaum et al.
patent: 7015913 (2006-03-01), Lindholm et al.
patent: 7051189 (2006-05-01), Warnes
patent: 7096470 (2006-08-01), Brown et al.
patent: 7120714 (2006-10-01), O'Connor et al.
patent: 7185178 (2007-02-01), Barreh et al.
patent: 7269712 (2007-09-01), Cho
patent: 7334086 (2008-02-01), Hass et al.
patent: 7441101 (2008-10-01), Steiss et al.
patent: 7490230 (2009-02-01), Jensen et al.
patent: 2002/0062435 (2002-05-01), Nemirovsky et al.
patent: 2002/0083173 (2002-06-01), Musoll et al.
patent: 2002/0087840 (2002-07-01), Kottapalli et al.
patent: 2003/0018686 (2003-01-01), Kalafatis et al.
patent: 2003/0028816 (2003-02-01), Bacon
patent: 2003/0182536 (2003-09-01), Teruyama
patent: 2003/0233394 (2003-12-01), Rudd et al.
patent: 2004/0060052 (2004-03-01), Brown et al.
patent: 2004/0128448 (2004-07-01), Stark et al.
patent: 2004/0139441 (2004-07-01), Kaburaki et al.
patent: 2004/0215944 (2004-10-01), Burky et al.
patent: 2004/0215945 (2004-10-01), Burky et al.
patent: 2004/0215947 (2004-10-01), Ward et al.
patent: 2004/0216105 (2004-10-01), Burky et al.
patent: 2004/0216106 (2004-10-01), Kalla et al.
patent: 2005/0076189 (2005-04-01), Wittenburg et al.
patent: 2005/0138328 (2005-06-01), Moy et al.
patent: 2006/0004989 (2006-01-01), Golla
patent: 2006/0004995 (2006-01-01), Hetherington et al.
patent: 2006/0095732 (2006-05-01), Tran et al.
patent: 2006/0123420 (2006-06-01), Nishikawa
patent: 2006/0168254 (2006-07-01), Norton et al.
patent: 2006/0168393 (2006-07-01), Christensen et al.
patent: 2006/0179274 (2006-08-01), Jones et al.
patent: 2006/0179279 (2006-08-01), Jones et al.
patent: 2006/0179280 (2006-08-01), Jensen et al.
patent: 2006/0179439 (2006-08-01), Jones et al.
patent: 2006/0212853 (2006-09-01), Sutardja
patent: 2007/0113053 (2007-05-01), Jensen et al.
patent: 2007/0204137 (2007-08-01), Tran
patent: 2008/0069115 (2008-03-01), Jensen
patent: 2008/0069128 (2008-03-01), Jensen
patent: 2008/0069129 (2008-03-01), Jensen
patent: 2008/0069130 (2008-03-01), Jensen
patent: 10110504 (2001-10-01), None
patent: 1351117 (2003-08-01), None
patent: WO02/39269 (2002-05-01), None
Keckler et al. “Concurrent Event Handling Through Multithreading”, IEEE, 1999, pp. 903-916.
Shen & Lipasti; Modern Processor Design: Fundamentals of Superscalar Processors; 2003; McGraw-Hill Companies, Inc; Beta Edition; pp. 252, 281, 283-285.
Mano & Kime; Logic and Computer Design Fundamentals; 2001; Prentice Hall; Second Edition Updated; p. 119.
Kessler, R.E. “The Alpha 21264 Microprocessor.” Compaq Computer Corporation. Mar.-Apr. 1999 IEEE Macro. pp. 24-36.
Cazorla et al. “DCache Warn: an I-Fetch Policy to Increase SMT Efficiency.” 18th International Parallel and Distributed Processing Symposium. Apr. 26, 2004, pp. 74-83. XP002405769 Los Alamitos, CA. USA.
Tullsen et al. “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor.” Computer Architecture News, ACM. New York, NY, US. vol. 24, No. 2, May 1, 1996. pp. 191-202, XP000592185. ISSN: 0163-5964 Paragraph 5.2.
Roth et al. “Speculative data-driven multithreading.” High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium On Monterrey, Mexico Jan. 19-24, 2001, Los Alamitos, CA, USA. IEEE Comput. Soc. US. Jan. 19, 2001. pp. 37-48, XP010531673. ISBN: 0-7695-1019-1.
Wallace et al. “Threaded multiple path execution.” Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on Barcelona. Spain Jun. 27-Jul. 1, 1998. Los Alamitos, CA, USA. IEEE Comput. SOC, US, Jun. 27, 1998. pp. 238-249, XP010291395. ISBN 0-8186-8491-7.
Kreuzinger et al. “Real-time Event-Handling and Scheduling on a Multithreaded Java Microcontroller.” Microprocessors and Microsystems, 1PC Business Press LTD. London, GB. vol. 27, No. 1, Feb. 1, 2003, pp. 19-31. XP004404896. ISSN: 0141-9331.
Pouwelse et al. “Energy Priority Scheduling for Variable Voltage Processors.” Proceedings of the 2001 International Symposium on Low Power Electronics and Design. ISLPED. Huntington Beach, CA. Aug. 6-7, 2001. pp. 28-33, XP001134578. ISBN: 1-58113-371-5.
MIPS32 Architecture for Programmers, vol. III; The MIPS32 Privileged Resource Architecture. MIPS Technologies, Mar. 12, 2001, pp. 1,2,7,37-39, 49, 53-57. XP002407506.
U.S. Office Action for U.S. Appl. No. 11/086,258, Jan. 16, 2007, pp. 1-17 and cover sheet.
U.S. Appl. No. 09/616,385, filed Jul. 14, 2000, Musoll et al.
U.S. Appl. No. 09/706,154, filed Nov. 3, 2000, Nemirovsky et al.
“RTOS Operations Put in Hardware IP”

Affiliated with

Also associated with

Rating

Multithreading microprocessor with optimized thread... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multithreading microprocessor with optimized thread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multithreading microprocessor with optimized thread... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4184943