Semiconductor integrated circuit and memory test method

Details Semiconductor integrated circuit and memory test method Semiconductor integrated circuit and memory test method

2008-04-07

2010-06-15

Trimmings, John P (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S005110, C714S025000, C714S030000, C714S042000, C714S702000, C714S719000, C714S720000, C714S733000, C714S734000, C714S738000, C714S742000, C714S743000, C365S201000

Reexamination Certificate

active

07739563

ABSTRACT:
A semiconductor integrated circuit is configured to test a high-speed memory at the actual operation speed of the memory, even when the operation speed of the built-in self-test circuit of the integrated circuit is restricted. In order to test a memory operating on a first clock, the integrated circuit is provided with a first test pattern generation section, operating on a second clock, for generating test data, and a second test pattern generation section, operating on a third clock, the inverted clock of the second clock, for generating test data. Furthermore, the integrated circuit is provided with a test data selection section for selectively outputting either the test data output from the first test pattern generation section or the test data output from the second test pattern generation section depending on the signal value of the second clock, thereby inputting the test data to the memory as test data. The frequency of the second clock is lower than, for example, one half the frequency of the first clock.

REFERENCES:
patent: 4797886 (1989-01-01), Imada
patent: 5453993 (1995-09-01), Kitaguchi et al.
patent: 5646948 (1997-07-01), Kobayashi et al.
patent: 5805608 (1998-09-01), Baeg et al.
patent: 5835428 (1998-11-01), Kobayashi
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6097206 (2000-08-01), Takano
patent: 6317851 (2001-11-01), Kobayashi
patent: 6436741 (2002-08-01), Sato et al.
patent: 6651202 (2003-11-01), Phan
patent: 6690189 (2004-02-01), Mori et al.
patent: 6742149 (2004-05-01), Osawa
patent: 6744272 (2004-06-01), Ernst et al.
patent: 6769081 (2004-07-01), Parulkar
patent: 2001/0040829 (2001-11-01), Arimoto et al.
patent: 2002/0073363 (2002-06-01), Abrosimov et al.
patent: 2002/0194546 (2002-12-01), Ooishi
patent: 2003/0218928 (2003-11-01), Tanizaki et al.
patent: 2003/0233604 (2003-12-01), Lin et al.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit and memory test method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit and memory test method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and memory test method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4177251