Method and system for instruction tracing with enhanced...

Details Method and system for instruction tracing with enhanced... Method and system for instruction tracing with enhanced...

2007-11-01

2010-02-09

Lohn, Joshua A (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S038110

Reexamination Certificate

active

07661035

ABSTRACT:
A method, system, apparatus, and computer program product is presented for tracing operations. A set of related methodologies can be used within instruction tracing software, such as a tracing program, to reduce its tendency to generate interrupts that cause unwanted effects in the system that is being captured. A first methodology allows access to protected memory blocks so that instructions may be read from those memory blocks. A second methodology provides for the trace output buffer to be accessed using physical addressing. A third methodology traces only instruction addresses, which are resolved later during a post-processing phase of operation. A fourth methodology comprises multiple different methods for obtaining copies of instructions that have already executed rather than obtaining them before they are executed.

REFERENCES:
patent: 3707725 (1972-12-01), Dellheim
patent: 4598364 (1986-07-01), Gum et al.
patent: 5359608 (1994-10-01), Belz et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5659679 (1997-08-01), Alpert et al.
patent: 5740413 (1998-04-01), Alpert et al.
patent: 5790846 (1998-08-01), Mealey et al.
patent: 5870582 (1999-02-01), Cheong et al.
patent: 5878208 (1999-03-01), Levine et al.
patent: 5922070 (1999-07-01), Swoboda et al.
patent: 5938778 (1999-08-01), John, Jr. et al.
patent: 5970246 (1999-10-01), Moughani et al.
patent: 5996092 (1999-11-01), Augsburg et al.
patent: 6026503 (2000-02-01), Gutgold et al.
patent: 6055630 (2000-04-01), D'Sa et al.
patent: 6094729 (2000-07-01), Mann
patent: 6145123 (2000-11-01), Torrey et al.
patent: 6148437 (2000-11-01), Shah et al.
patent: 6507921 (2003-01-01), Buser et al.
patent: 6728906 (2004-04-01), Case et al.
patent: 6732307 (2004-05-01), Edwards
patent: 7313734 (2007-12-01), DeWitt et al.
patent: 2002/0062432 (2002-05-01), Bouraoui et al.
patent: 2002/0100023 (2002-07-01), Ueki et al.
patent: 2003/0135789 (2003-07-01), DeWitt, Jr. et al.
patent: 1039386 (2000-09-01), None
AIX Version 4.3 Kernel and Subsystems Technical Reference, vol. 1, “pinu Kernel Service”, IBM Corp., 1997, pp. 1-6.
Itanium Processor Microarchitecture Reference for Software Optimization, Intel Corp., Mar. 2000, pp. 1-28.
Itanium IA-64 Architecture Software Developer's Manual, vol. 4: Itanium Processor Programmer's Guide, Revision 1.1, Intel Corp., Jul. 2000, pp. 6-1 to 6-32.
Itanium IA-64 Architecture Software Developers Manual, vol. 1: IA-64 Application Architecture, Revision 1.1, Intel Corp., Jul. 2000, pp. 2-1 to 2-8, 3-1 to 3-20, 4-1 to 4-35, 9-1 to 9-16, 10-1 to 10-16.
Itanium IA-64 Architecture Software Developer's Manual, vol. 2: IA-64 System Architecture, Revision 1.1, Intel Corp., Jul. 2000, pp. 2-1 to 2-4, 3-1 to 3-22, 5-1 to 5-36, 7-1 to 7-14.
IBM Technical Disclosure Bulletin NN961231; Processor Single Step Trace Facility Enhancements; vol. 39; Issue 12; pp. 31-32, published Dec. 1, 1996.
Andrew S. Tanenbaum, “Structured Computer Organization”, 1990, Prentice-Hall, Inc., Third Edition, pp. 11-13.

Affiliated with

Also associated with

Rating

Method and system for instruction tracing with enhanced... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for instruction tracing with enhanced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for instruction tracing with enhanced... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4172792