Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-07
2010-12-21
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07856610
ABSTRACT:
A design method for a semiconductor integrated circuit includes a first step (S13) of grouping pins that configure a same net into a plurality of groups; a second step (S14) of defining sub-trunk wirings mutually connecting the pins that belong to a same group; a third step (S16) of defining a main trunk wiring substantially parallel to the sub-trunk wirings; and a fourth step (S17) of defining a lead-in wiring connecting at least the main trunk wiring and the sub-trunk wirings. Thus, a plurality of pins are grouped, and the groups are mutually connected by the sub-trunk wirings, making it possible to decrease the number of the lead-in wirings. Thereby, even when the number of nets is large relative to the area of a layout region, a probability of occurrence of nets where automatic wiring is impossible can be greatly reduced.
REFERENCES:
patent: 4903214 (1990-02-01), Hiwatashi
patent: 5375069 (1994-12-01), Satoh et al.
patent: 5872719 (1999-02-01), Miyazaki et al.
patent: 6473891 (2002-10-01), Shively
patent: SHO 60-140843 (1985-07-01), None
patent: HEI 04-269860 (1992-09-01), None
patent: HEI 04-291744 (1992-10-01), None
patent: 06-163696 (1994-06-01), None
patent: 11-067926 (1999-03-01), None
patent: HEI 11-097541 (1999-04-01), None
patent: 2000-216252 (2000-08-01), None
patent: 2000-349160 (2000-12-01), None
patent: 2003-016126 (2003-01-01), None
patent: 2003-332431 (2003-11-01), None
patent: HEI 06-232263 (2004-08-01), None
Chiang Jack
Elpida Memory Inc.
Scully , Scott, Murphy & Presser, P.C.
Tat Binh C
LandOfFree
Method and apparatus for semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4163409