Methods of operating and designing memory circuits having...

Details Methods of operating and designing memory circuits having... Methods of operating and designing memory circuits having...

2008-07-17

2010-06-08

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S230050

Reexamination Certificate

active

07733689

ABSTRACT:
A memory cell for interconnection with READ and WRITE word lines and READ and WRITE bit lines includes a logical storage element such as a flip-flop formed by a first inverter and a second inverter cross-coupled to the first inverter. The storage element has first and second terminals and a storage element supply voltage terminal configured for interconnection with a first supply voltage. A WRITE access device is configured to selectively interconnect the first terminal to the WRITE bit line under control of the WRITE word line, and a pair of series READ access devices are configured to ground the READ bit line when the READ word line is active and the second terminal is at a high logical level. A logical “one” can be written to the storage element when a second supply voltage, greater than the first supply voltage, is applied to the WRITE word line, substantially without the use of a complementary WRITE bit line.

REFERENCES:
patent: 4791607 (1988-12-01), Igarashi et al.
patent: 4933899 (1990-06-01), Gibbs
patent: 4995001 (1991-02-01), Dawson et al.
patent: 5239501 (1993-08-01), Matsui et al.
patent: 5592414 (1997-01-01), Soneda et al.
patent: 5790461 (1998-08-01), Holst
patent: 6061268 (2000-05-01), Kuo et al.
patent: 6091626 (2000-07-01), Madan
patent: 6118689 (2000-09-01), Kuo et al.
patent: 6985379 (2006-01-01), Nii
patent: 7106620 (2006-09-01), Chang et al.
patent: 2005/0226084 (2005-10-01), Hong
patent: 2006/0274569 (2006-12-01), Joshi et al.
Wang et al., “Single-Ended SRAM with High Test Coverage and Short Test Time,” IEEE Journal of Solid-State Circuits, vol. 35, No. 1, pp. 114-118 (Jan. 2000).

Affiliated with

Also associated with

Rating

Methods of operating and designing memory circuits having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of operating and designing memory circuits having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of operating and designing memory circuits having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4159827