Minimizing effects of interconnect variations in integrated...

Details Minimizing effects of interconnect variations in integrated... Minimizing effects of interconnect variations in integrated...

2007-06-22

2010-02-23

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07669161

ABSTRACT:
Roughly described, method and apparatus for laying out an integrated circuit, in which a subject interconnect has predetermined values for a plurality of variables affecting propagation delay of the subject interconnect. The value of an adjustment one of the variables is adjusted to minimize exposure of the propagation delay of the interconnect to process variations causing variations in the value of a subject fabrication variable, and a revised layout is developed in dependence upon the adjusted value for the adjustment variable. In an embodiment, the adjustment is made in dependence upon a pre-calculated “interconnect optimization database” indicating combinations of values for the plurality of variables which have been pre-determined to minimize exposure of interconnect propagation delay to process variations affecting the subject variable. Different databases, or different entries in the same database, can be provided for minimizing exposure of interconnect propagation delay to process variations affecting each subject variable of interest.

REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4904569 (1990-02-01), Fukuda et al.
patent: 5293216 (1994-03-01), Moslehi
patent: 5438527 (1995-08-01), Feldbaumer et al.
patent: 5764532 (1998-06-01), Patel
patent: 5974244 (1999-10-01), Hayashi et al.
patent: 6014505 (2000-01-01), Schorn
patent: 6038383 (2000-03-01), Young et al.
patent: 6169968 (2001-01-01), Kabuo
patent: 6209121 (2001-03-01), Goto
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6219631 (2001-04-01), Oh et al.
patent: 6306769 (2001-10-01), Subramanian et al.
patent: 6378109 (2002-04-01), Young et al.
patent: 6425110 (2002-07-01), Hathaway et al.
patent: 6507936 (2003-01-01), Yamaguchi
patent: 6553338 (2003-04-01), Buch et al.
patent: 6618837 (2003-09-01), Zhang et al.
patent: 6862722 (2005-03-01), Chen et al.
patent: 6904572 (2005-06-01), Igarashi
patent: 6990651 (2006-01-01), Balasubramanian et al.
patent: 7216320 (2007-05-01), Chang et al.
patent: 7360191 (2008-04-01), Chang et al.
patent: 7383521 (2008-06-01), Smith et al.
patent: 7475382 (2009-01-01), Melvin et al.
patent: 7487479 (2009-02-01), Malik et al.
patent: 2002/0196629 (2002-12-01), Terashi
patent: 2003/0167451 (2003-09-01), Igarashi
patent: 2003/0229412 (2003-12-01), White et al.
patent: 2003/0229868 (2003-12-01), White et al.
patent: 2004/0010764 (2004-01-01), Zhang et al.
patent: 2004/0052411 (2004-03-01), Qian et al.
patent: 2004/0170905 (2004-09-01), Liebmann et al.
patent: 2004/0172609 (2004-09-01), Hassibi et al.
patent: 2004/0210863 (2004-10-01), Culp et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
patent: 2005/0027501 (2005-02-01), Chen et al.
patent: 2005/0034087 (2005-02-01), Hamlin et al.
patent: 2005/0108666 (2005-05-01), Chang et al.
patent: 2005/0172251 (2005-08-01), Chang et al.
patent: 2006/0015834 (2006-01-01), Amekawa
patent: 2007/0226671 (2007-09-01), Hirata
patent: 2007/0283307 (2007-12-01), Arizono
patent: 2008/0228460 (2008-09-01), Lin et al.
patent: 2008/0320422 (2008-12-01), Cazeaux
patent: 05198678 (1993-08-01), None
patent: 06149925 (1994-05-01), None
patent: 07056976 (1995-03-01), None
patent: 09006831 (1997-01-01), None
patent: 2003076737 (2003-03-01), None
Acar, E. et al., “A Linear-Centric Simulation Framework for Parametric Fluctions”, 2002 Proceedings of Design, Automation and Test in EuropeConference and Exhibition, Mar. 4, 2002, pp. 1-8. cited by other.
Anne, P. et al., “Comparative Analysis of New CMOS Leaf Cells for OTC Routing”, IEEE International Symposium on Circuits and Systems, May 30, 1994, vol. 4, pp. 191-194. cited by other.
Dai, W. et al., “Timing Analysis Taking into Account Interconnect Process Variation”, IEEE International Workshop on Statistical Methodology, Jun. 10, 2001, pp. 51-53. cited by other.
Xue, T. et al., “Sensitivity-Based Wiresizing Approach to Interconnect Optimization of Lossy Transmission Line Topologies”, 1996 IEEE Multi-Chip Module Conference, Feb. 6, 1996, pp. 117-122. cited by other.

Affiliated with

Also associated with

Rating

Minimizing effects of interconnect variations in integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Minimizing effects of interconnect variations in integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing effects of interconnect variations in integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4159741