Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-25
2010-12-28
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07861191
ABSTRACT:
Methods and corresponding computer systems for characterizing signals and applications thereof are provided that use a functional depending on signal waveforms.
REFERENCES:
patent: 5392046 (1995-02-01), Hughes
patent: 6405348 (2002-06-01), Fallah-Tehrani et al.
patent: 6775405 (2004-08-01), Zhu
patent: 2002/0199103 (2002-12-01), Dube
patent: 2004/0175057 (2004-09-01), Tsao et al.
patent: 1 662 410 (2006-05-01), None
patent: WO 02/32043 (2002-04-01), None
Keller, I., et al., “A robust cell-level crosstalk delay change analysis,” IEEE, 2004, pp. 147-154.
Hashimoto, M., et al., “Equivalent Waveform Propagation for Static Timing Analysis,”Proceedings of the International Conference on Computer-Aided Design, Nov. 11-13, 2003, pp. 169-175.
Hashimoto, M., et al., “Equivalent Waveform Propagation for Static Timing Analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 4, Apr. 2004, pp. 498-508.
Nazarian, S., et al., “Sensitivity-Based Gate Delay Propagation in Static Timing Analysis,” IEEE, 2005, 6 pages.
Nazarian, S., et al., “Modeling and Propagation of Noisy Waveforms in Static Timing Analysis,” IEEE, 2005, 2 pages.
Dartu, F., et al., “Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling,” Design Automation Conference, 1997, 6 pages.
Shore, J.E., et al., “Axiomatic Derivation of the Principle of Maximum Entropy and the Principle of Minimum Cross-Entropy,” IEEE Transactions on Information Theory, vol. IT-26, No. 1, Jan. 1980, pp. 26-37.
Shore, J.E., et al., “Properties of Cross-Entropy Minimization,” IEEE Transactions on Information Theory, vol. IT-27, No. 4, Jul. 1981, pp. 472-482.
Boyd, S., et al., “Convex Optimization,” 2004, 730 pages, The Press Syndicate of the University of Cambridge, UK.
Zhu, K., et al., “Clock Skew Minimization During FPGA Placement,” IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 376-385.
“Lagrange multipliers,” http://en.wikipedia.org/wiki/Langrange—multipliers [online], downloaded Mar. 21, 2007, 5 pages.
Vemuri, B.C., et al., “Cumulative Residual Entropy, A New Measure of Information & its Application to Image Alignment,” International Conference on Computer Vision, 2003, pp. 1-8.
Téllez, G.E., et al., “Minimal Buffer Insertion in Clock Trees with Skew and Slew Rate Constraints,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997. pp. 333-342.
Chandy, J.A. et al., “An Evaluation of Parallel Simulated Annealing Strategies with Application to Standard Cell Placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 398-423.
Tazawa, S., et al., “A High-Speed 2-D Topography Simulator Based on a Pixel Model,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 386-397.
Vecchi, M.C., et al., “An Efficient Solution Scheme for the Spherical-Harmonics Expansion of the Boltzmann Transport Equation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 353-361.
Chen, M-J., et al., “A Three-Parameters-Only MOSFET Subthreshold Current CAD Model Considering Back-Gate Bias and Process Variation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 343-352.
Hira, M., et al., “Verification of Tempura Specification of Sequential Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 4, Apr. 1997, pp. 362-375.
De Boer, P-T., et al., “A Tutorial on the Cross-Entropy Method,” Sep. 2, 2003, pp. 1-47.
“Functional (mathematics),” http://en.wikipedia.org/wiki/Functional—(mathmetics), downloaded on Jun. 4, 2010.
“Cross-entropy method,” http://en.wikipedia.org/wiki/Cross-entropy—method, downloaded on Jun. 4, 2010.
“Kullback-Leibler divergence,” http://en.wikipedia.org/wiki/Kullback%E2%80%93Leibler—divergence, downloaded on Jun. 4, 2010.
Rowland, T., “Functional,” FromMathworld—A Wolfram Web Resource, created by Eric W. Weisstein, http://mathworld.wolfram.com/Functional.html, downloaded on Jun. 2, 2010.
Chiang Jack
Infineon - Technologies AG
Parihar Suchin
Slater & Matsil L.L.P.
LandOfFree
Method and apparatus for characterizing signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for characterizing signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for characterizing signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4153042