Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-21
2009-12-01
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07627846
ABSTRACT:
A method and an apparatus for automatically shaping traces by using computation comprises: setting means that sets an equiangular octagon circumscribing a clearance circle indicating a position where clearance can be secured from vias so that one side of such equiangular octagon is in parallel with a reference line; setting means that sets, with respect to the existing trace having a segment passing between the vias, an equiangular octagon circumscribing a circle that is centered on a center position of the via in the closest vicinity of such segment and that is tangent to such segment so that one side of such equiangular octagon is in parallel with the reference line; correction means that corrects the existing trace in the vicinity of the via so that the trace overlaps any side of the equiangular octagon set with respect to such via; and correction means that connects two segments obtained by the correction means by a segment in a direction of “45×n” degrees with respect to the reference line.
REFERENCES:
patent: 5644500 (1997-07-01), Miura et al.
patent: 6226560 (2001-05-01), Hama et al.
patent: 6330707 (2001-12-01), Shinomiya et al.
patent: 6596549 (2003-07-01), Kitamura et al.
patent: 6609237 (2003-08-01), Hamawaki et al.
patent: 6662351 (2003-12-01), Kitamura et al.
patent: 7017137 (2006-03-01), Wadland et al.
patent: 7191415 (2007-03-01), Kitamura et al.
patent: 2002/0028573 (2002-03-01), Kitamura et al.
patent: 2006/0071322 (2006-04-01), Kitamura
patent: 2006/0271898 (2006-11-01), Kitamura
patent: 2008/0022234 (2008-01-01), Kitamura
patent: 5-055305 (1993-03-01), None
patent: 9-069118 (1997-03-01), None
patent: 10-209288 (1998-08-01), None
patent: 11-161694 (1999-06-01), None
patent: 2001-044288 (2001-02-01), None
patent: 2001-350813 (2001-12-01), None
patent: 2002-083006 (2002-03-01), None
“An operating method of an integrated printed-circuit board CAD tool”, Design Wave Magazine, CQ Publishing Co., Ltd. pp. 51-56. Jun. 2003.
Garbowski Leigh Marie
Shinko Electric Industries Co. Ltd.
Staas & Halsey , LLP
LandOfFree
Method and apparatus for automatically shaping traces on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for automatically shaping traces on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatically shaping traces on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4148576