Processing constraints in computer-aided design for...

Details Processing constraints in computer-aided design for... Processing constraints in computer-aided design for...

2007-06-05

2009-06-30

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07555734

ABSTRACT:
A computer-implemented method of performing a Computer-Aided Design (CAD) flow on a circuit design for a programmable logic device (PLD) can include inserting a preprocessing task into the CAD flow prior to a selected task that does not recognize a constraint, wherein the preprocessing task introduces a modification into the circuit design according to the constraint. The circuit design including the modification can be processed through the selected task of the CAD flow. A reversal task can also be inserted into the CAD flow, wherein the reversal task removes the modification introduced into the circuit design by the preprocessing task. The method further can include processing the circuit design through at least one other task of the CAD flow and outputting the processed circuit design.

REFERENCES:
patent: 6983439 (2006-01-01), Saunders et al.
patent: 7024636 (2006-04-01), Weed
patent: 7111262 (2006-09-01), Singh
patent: 7415682 (2008-08-01), Padalia et al.
patent: 2007/0245281 (2007-10-01), Riepe et al.

Affiliated with

Also associated with

Rating

Processing constraints in computer-aided design for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processing constraints in computer-aided design for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing constraints in computer-aided design for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4147782