Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2007-01-16
2009-06-16
Kindred, Alford W (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C711S206000, C711S202000, C711S203000, C710S023000, C710S003000, C710S314000, C710S106000, C710S033000, C710S036000, C709S201000, C709S230000
Reexamination Certificate
active
07548999
ABSTRACT:
In one embodiment, an input/output (I/O) node comprises an I/O memory management unit (IOMMU) configured to translate memory requests. The I/O node is configured to couple to an interconnect and to operate as a tunnel on the interconnect, and wherein the IOMMU is configured translate memory requests passing through the tunnel in the upstream direction. In another embodiment, a system comprises another I/O node configured to bridge another interconnect to the interconnect, wherein the I/O node is the tunnel for the other I/O node.
REFERENCES:
patent: 3970999 (1976-07-01), Elward
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 5088031 (1992-02-01), Takasaki et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5317710 (1994-05-01), Ara et al.
patent: 5574936 (1996-11-01), Ryba et al.
patent: 5949436 (1999-09-01), Horan et al.
patent: 5987557 (1999-11-01), Ebrahim
patent: 6697890 (2004-02-01), Gulick et al.
patent: 6791554 (2004-09-01), Mergard et al.
patent: 6886171 (2005-04-01), MacLeod
patent: 6928529 (2005-08-01), Shinomiya
patent: 7035963 (2006-04-01), Neiger et al.
patent: 7444493 (2008-10-01), Schoinas et al.
patent: 2006/0075146 (2006-04-01), Schoinas et al.
patent: 2006/0277348 (2006-12-01), Wooten
Motorola, “PowerPC 601 RISC Microprocessor User's Manual”, Chapter 6, “Memory Management Unit”, International Business Machines Corporation.
AMD, “AMD x86-64 Architecture Programmer's Manual”, Sep. 2002, Chapter 5, “Page Translation and Protection”, pp. 143-176.
Alsup Mitchell
Haertel Michael
Hummel Mark D.
Lueck Andrew W.
Strongin Geoffrey S.
Abad Farley J
Advanced Micro Devices , Inc.
Kindred Alford W
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Chained hybrid input/output memory management unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chained hybrid input/output memory management unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chained hybrid input/output memory management unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141694