Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-11-15
2009-06-16
Nhu, David (Department: 2895)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S685000, C438S686000, C438S706000, C438S745000, C257SE21060, C257SE21170, C257SE21229, C257SE21304, C257SE21646
Reexamination Certificate
active
07547627
ABSTRACT:
It is an object of the present invention to provide a semiconductor device including a wiring having a preferable shape. A manufacturing method includes the steps of forming a first conductive layer connected to an element and a second conductive layer thereover; forming a resist mask over the second conductive layer; processing the second conductive layer by dry etching with the use of the mask; and processing the first conductive layer by wet etching with the mask left, wherein the etching rate of the second conductive layer is higher than that of the first conductive layer in the dry etching, and wherein the etching rate of the second conductive layer is the same as or more than that of the first conductive layer in the wet etching.
REFERENCES:
patent: 6396078 (2002-05-01), Uochi et al.
patent: 6512271 (2003-01-01), Yamazaki et al.
patent: 6534826 (2003-03-01), Yamazaki
patent: 6593235 (2003-07-01), Uochi et al.
patent: 6753257 (2004-06-01), Yamazaki
patent: 6791112 (2004-09-01), Yamazaki et al.
patent: 6870870 (2005-03-01), Sakata et al.
patent: 6908562 (2005-06-01), Hakamada
patent: 6930047 (2005-08-01), Yamazaki et al.
patent: 2002/0048863 (2002-04-01), Hatta
patent: 2002/0070385 (2002-06-01), Yamagata
patent: 2002/0171085 (2002-11-01), Suzawa et al.
patent: 2005/0017242 (2005-01-01), Yamazaki et al.
patent: 2005/0156179 (2005-07-01), Yamagata
patent: 07-169837 (1995-07-01), None
Office Action re Chinese application No. CN 200510128580.3, dated Jul. 25, 2008 (with English translation).
Fujii Teruyuki
Ishizuka Akihiro
Ohnuma Hideto
Okamoto Satoru
Cook Alex Ltd.
Nhu David
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141603