Method and apparatus for detecting an error in a bit sequence

Details Method and apparatus for detecting an error in a bit sequence Method and apparatus for detecting an error in a bit sequence

2003-06-25

2009-02-17

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error count or rate

C714S734000

Reexamination Certificate

active

07493530

ABSTRACT:
An error detector for a pseudo-random bit sequence (PRBS). A plurality of bits of a PRBS are received in a predictor circuit. A comparator compares two of the bits to predict a next bit in the sequence. The predicted next bit is compared with the actual next bit that is received to determine if there is an error in the actual next bit, and if so, the actual next bit is corrected accordingly. The erroneous actual next bit is replaced with the corrected actual next bit and is then used to predict a future actual next bit. A trigger circuit delays correction during initial operation until the predictor contains a bit sequence in which no errors have been detected.

REFERENCES:
patent: 4646312 (1987-02-01), Goldsbury et al.
patent: 5043990 (1991-08-01), Doi et al.
patent: 5123020 (1992-06-01), Yoshimura et al.
patent: 5606322 (1997-02-01), Allen et al.
patent: 6002714 (1999-12-01), Huscroft
patent: 6215876 (2001-04-01), Gilley
patent: 6307868 (2001-10-01), Rakib et al.
patent: 6587804 (2003-07-01), Johnson et al.
patent: 2001/0001616 (2001-05-01), Rakib et al.
patent: 2003/0005383 (2003-01-01), Pozidis
patent: 2004/0128603 (2004-07-01), Reberga
patent: 2005/0195930 (2005-09-01), Spital et al.
patent: 2243977 (1991-11-01), None
“Using the general next bit predictor like an evaluation criteria” by Hernandez et al. Oct. 27, 2000 First Open NESSIE (New European Schemes for Signature, Integrity, and Encryption) Workshop Nov. 13-14, 2000.

Affiliated with

Also associated with

Rating

Method and apparatus for detecting an error in a bit sequence does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for detecting an error in a bit sequence, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting an error in a bit sequence will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4140142