Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2008-01-09
2009-10-06
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S041000
Reexamination Certificate
active
07598766
ABSTRACT:
A fabrication technique called “component and polymorphic network,” in which semiconductor chips are made from small prefabricated bare electronic component dies, e.g., application specific integrated circuits (ASICs), that are assembled according to designer specifications, and bonded to a semiconductor substrate comprising the polymorphic network. The component and polymorphic network assembly has a low overhead for producing custom chips. In another exemplary embodiment, the polymorphic network can be combined with functional components in a single die. The interconnect scheme for ports on the polymorphic network can be configured or reconfigured with configuration data prior to the runtime of an application, to achieve different interconnect schemes.
REFERENCES:
patent: 7068072 (2006-06-01), New et al.
patent: 7268586 (2007-09-01), Redgrave
Perkins, James Michael. “Magnetically Assisted Statistical Assembly of III-V Heterostructures on Silicon: Initial Process and Technology Development” Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Copyright May 2002.
Rumpler II, Joseph John. “Optoelectronic Integration Using the Magnetically Assisted Statistical Assembly Technique: Initial Magnetic Characterization and Process Development” Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Copyright Sep. 2002.
Abad, Pablo, Valentin Puente, Pablo Prieto, and Jose Angel Gregorio. “Rotary Router: An Efficient Architecture for CMP Interconnection Networks” University of Catabria, Spain. Copyright 2007 ACM978-1-59593-706-3/07/0006. pp. 116-125.
Abnous, A., H. Zhang, M. Wan, V. George, V. Prabhu, J. Rabaey. “The Pleiades Architecture,” in the Application of Programmable DSPs in Mobile Communications, A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 327-360.
Balfour, James, and William J. Dally. “Design Tradeoffs for Tiled CMP On-Chip Networks,” Computer Systems Laboratory, Stanford University. Copyright 2006 ACM 1-59593-282-08/06/0006.
Barber, Alan, Ken Lee, and Hanns Obermaier. “A Bare-chip Probe for High I/O, High Speed Testing” Copyright 1994 Hewlett-Packard Company. HPL-94-18. Mar. 1994.
Constantinides, Kypros, Stephen Plaza, Jason Blome, Bin Zhang, Valeria Bertacco, Scott Mahlke, Todd Austin, Michael Orshansky. “BulletProof: A Defect-Tolerant CMP Switch Architecture” Advanced Computer Architecture Lab, University of Michigan and Department of Electrical and Computer Engineering, University of Texas at Austin.
Coppola, Marcello, Riccardo Locatelli, Giuseppe Maruccia, Lorenzo Pieralisi, and Alberto Scandurra. “Spidergon: a novel on-chip communication network” Copyright 2004 IEEE. 0-7803-8558-6/04. p. 15.
Dally, William J. and Charles L. Seitz. “Deadlock-Free Message Routing in Multiprocessor Internconnection Networks” IEEE Transactions on Computers, vol. C-36, No. 5, May 1987. pp. 547-553.
Dally, William J. “Virtual-Channel Flow Control” Artificial Intelligence Laboratory and Laboratory for Computer Science, Massachusetts Institute of Technology. Copyright 1990 IEEE, CH2887-8/90/0000/0060.
Davis, John D., James Laudon, Kunle Olukotun. “Maximizing CMP Throughput with Mediocre Cores” Published 2005. Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques. pp. 51-62.
Drost, Robert J. “Proximity Communication” Sun Microsystems Research Laboratories. 2004 Sun Labs Open House.
Ebeling, Carl, Darren C. Cronquist, and Paul Franklin. “RaPiD—Reconfigurable Pipelined Datapath” Department of Computer Science and Engineering, University of Washington.
Fang, Jiandong, and Karl F. Böhringer. “Wafer-Level Packaging Based on Uniquely Orienting Self-Assembly (The DUO-SPASS Processes)” Department of Electrical Engineering, University of Washington. Journal of Microelectromechanical Systems, vol. 15, No. 3, Jun. 2006. IEEE 1057-7157. pp. 531-540.
Greenberg, Ronald I. “The Fat-Pyramid and Universal Parallel Computation Independent of Wire Delay” IEEE Transactions on Computers, vol. 43, No. 12, Dec. 1994. pp. 1358-1364.
Hu, Jingcao, Umit Y. Ogras, and Radu Marchlescu. “System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, No. 12, Dec. 2006. pp. 2919-2933.
Huber, Dale L., Ronald P. Manginell, Michael A. Samara, Byung-II Kim, Bruce C. Bunker. “Programmed Adsorption and Release of Proteins in a Microfluidic Device”Science301 (2003). pp. 352-354.
Huh, Jaehyuk, Stephen W. Keckler, and Doug Burger. “Exploring the Design Space of Future CMPs” Computer Architecture and Technology Laboratory, Department of Computer Sciences, University of Texas at Austin. Proceedings of the 2001 International Conference on Parallel Architectures and Complilation Techniques (PACT 2001).
Jalabert, Antoine, Srinivasan Murali, Luca Benini, and Giovanni De Micheli. “xpipesCompiler: A tool for instantiating application specific Networks on Chip” Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Copyright 2004 IEEE. 1530-1591/04.
Kalla, Ron, Balaram Sinharoy, and Joel M. Tendler. “IBM Power5 Chip: A Dual-Core Multithreaded Processor” Published 2004 IEEE Computer Society. pp. 40-47.
Kanda, Kouichi, Danardono Dwi Antono, Koichi Ishida, Hiroshi Kawaguchi, Tadahiro Kuroda, and Takayasu Sakurai. “1.27Gb/s/pin 3mW/pin Wireless Superconnect (WSC) Interface Scheme” Copyright 2003 IEEE. 0-7803-7707-9/03.
Kim, John, William J. Dally, and Dennis Abts. “Flattened Butterfly: A Cost-Efficient Topology for High-Radix Networks” Copyright 2007 ACM 978-1-59593-706-3/07/0006.
Kirman, Nevin, Meyrem Kirman, Rajeev K. Dokania, José F. Martinez, Alyssa B. Apsel, Matthew A. Watkins, and David A. Albonesi. “Leveraging Optical Technology in Future Bus-based Chip Multiprocessors” 39thAnnual IEEE/ACM International Symposium on Microarchitecture, Copyright 2006 IEEE. 0-7695-2732-9/06.
Knickerbocker, J.U., P.S. Andry, L.P. Buchwalter, A. Deutsch, R.R. Horton, K.A. Jenkins, Y.H. Kwark, G. McVicker, C.S. Patel, R.J. Polastre, C. Schuster, A. Sharma, S.M. Sri-Jayantha, C.W. Surovic, C.K. Tsang, B.C. Webb, S.L. Wright, S.R. McKnight, E.J. Sprogis, and B. Dang. “Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection” IBM J. Res. & Dev. vol. 49, No. 4/5, Jul./Sep. 2005. pp. 725-753.
Kumar, Amit, Li-Shiuan Peh, Partha Kundu, and Niraji K. Jha. “Express Virtua Channels; Towards the Ideal Interconnection Fabric” Copyright 2007 ACM 978-1-59593-706-3/07/0006. pp. 150-161.
Kuon, Ian, and Jonathan Rose. “Measuring the Gap between FPGAs and ASICs” Copyright 2006 ACM 1-59593-292-5/06/0002.
Landman, Bernard, and Roy L. Russo. “On a Pin Versus Block Relationship For Partitions of Logic Graphs” IEEE Transactions on Computers, vol. c-20, No. 12, Dec. 1971. pp. 1469-1479.
Leiserson, Charles E., Zahi S. Abuhamdeh, David C. Douglas, Carl R. Feynman, Mahesh N. Ganmukhi, Jeffrey V. Hill, W. Daniel Hillis, Bradley C. Kuszmaul, Margaret A. St. Pierre, David S. Wells, Monica C. Wong-Chan, Shaw-Wen Yang, and Robert Zak. “The Network Architecture of the Connection Machine CM-5” Thinking Machines Corporation, Cambridge, Massachusetts. Feb. 7, 1996.
Magnusson, Peter S., Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav Hallberg, Johan Hallberg, Fredrik Larsson, Andreas Moestedt, and Bengt Werner. “Simics: A Full System Simulation Platform” Copyright 2002 IEEE. 0018-9162/02. pp. 50-58.
Martin, Milo M.K., Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen,
Austin Todd
Davis John
Mehrara Mojtaba
Mercaldi-Kim Martha
Oskin Mark
Anderson Ronald M.
Le Don P
Microsoft Corporation
Regents of the U of Michigan
University of Washington
LandOfFree
Customized silicon chips produced using dynamically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Customized silicon chips produced using dynamically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Customized silicon chips produced using dynamically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4138057