Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate
2008-06-27
2009-12-29
Cho, James (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
C326S082000, C326S101000
Reexamination Certificate
active
07639037
ABSTRACT:
A system that includes a first buffer and a second buffer, wherein the first buffer and the second buffer are connected to the same input, wherein a size of the first buffer is defined by a distance of the first buffer from the input and a transfer rate of data, wherein a size of the second buffer is defined by a distance of the second buffer from the input and the transfer rate of data, and wherein the distance between the first buffer and the input is different from the distance between the second buffer and the input.
REFERENCES:
patent: 5013942 (1991-05-01), Nishimura et al.
patent: 5444406 (1995-08-01), Horne
patent: 6281708 (2001-08-01), Kenny
Robert Drost et al., Proximity Communication, IEEE Journal of Solid-State Circuits, Sep. 2004, vol. 39, No. 9, pp. 1529-1535.
R. Drost et al., Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication, IEEE Symposium on High Performance Interconnects, Standford, Aug. 17-19, 2005.
Yuval Tamir et al., High-Performance Multi-Queue Buffers for VLSI Communication Switches, ACM SIGARCH Computer Architecture News, vol. 16, issue 2, Jun. 1988, pp. 343-354.
M. Mizuno et al., Elastic Interconnects: Repeater-Inserted Long Wiring Capable of Compressing and Decompressing Data, IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, Feb. 4-8, 2001.
Gregory L. Frazier et al., The Design and Implementation of a Multi-Queue Buffer for VLSI Communication Switches, Proceedings of the International Conference on Computer Design, Cambridge, Massachusetts, pp. 466-471 (Oct. 1989).
Tobias Bjerregaard et al., A Survey of Research and Practices of Network-on-Chip, ACM Computing Surveys, vol. 38, Mar. 2006, Article 1.
Drost Robert J.
Eberle Hans
Gura Nils
Hopkins Robert David
Olesinski Wladyslaw
Cho James
Osha • Liang LLP
Sun Microsystems Inc.
LandOfFree
Method and system for sizing flow control buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for sizing flow control buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for sizing flow control buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4131762