Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2007-07-31
2009-02-24
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S038000
Reexamination Certificate
active
07495476
ABSTRACT:
A logic circuit includes a first flip-flop configured to include a first input terminal introducing a clock, a first output terminal supplying the clock and a first internal wiring connecting the first input terminal and the first output terminal, and a second flip-flop configured to be adjacent to the first flip-flop and be supplied with the clock from the first output terminal.
REFERENCES:
patent: 5862373 (1999-01-01), Pathikonda et al.
patent: 6053950 (2000-04-01), Shinagawa
patent: 6440780 (2002-08-01), Kimura et al.
patent: 6459310 (2002-10-01), Thomson et al.
patent: 6559701 (2003-05-01), Dillon
patent: 7138829 (2006-11-01), Dalvi
patent: 7352212 (2008-04-01), Nieh et al.
patent: 2004/0021485 (2004-02-01), Kanazawa
patent: 2004/0128579 (2004-07-01), Khondker et al.
patent: 3-177913 (1991-08-01), None
patent: 5-314785 (1993-11-01), None
patent: 7-29389 (1995-01-01), None
patent: 7-321208 (1995-12-01), None
patent: 10-334685 (1998-12-01), None
patent: 11-272353 (1999-10-01), None
patent: 2000-348083 (2000-12-01), None
patent: 2001-22816 (2001-01-01), None
Kabushiki Kaisha Toshiba
Le Don P
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Logic circuit, system for reducing a clock skew, and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit, system for reducing a clock skew, and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit, system for reducing a clock skew, and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4115074