Semiconductor memory device realizing high speed access and low

Details Semiconductor memory device realizing high speed access and low Semiconductor memory device realizing high speed access and low

1996-09-26

1998-08-25

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Bad bit

3652257, 365194, 36523006, 36523008, G11C 700, G11C 800

Patent

active

057989745

ABSTRACT:
If a row (column) redundant circuit is not used, a comparison between a defective address and an internal address is not performed in a row (column) fuse programming portion in accordance with a signal output from a circuit for indicating if a row (column) redundant circuit is to be used or not. A comparison outcome signal which is generated when these addresses do not match each other is to be output from the row (column) fuse programming portion.

REFERENCES:
patent: 4858192 (1989-08-01), Tatsumi et al.
patent: 4905192 (1990-02-01), Nogami et al.
patent: 5299164 (1994-03-01), Takeuchi et al.
patent: 5343429 (1994-08-01), Nakayama et al.
patent: 5383156 (1995-01-01), Komatsu

Affiliated with

Also associated with

Rating

Semiconductor memory device realizing high speed access and low does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device realizing high speed access and low , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device realizing high speed access and low will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-41101