Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2006-11-28
2009-11-17
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S169000, C711S154000, C711S104000, C711S105000
Reexamination Certificate
active
07620789
ABSTRACT:
Memory access requests are successively received in a memory request queue of a memory controller. Any conflicts or potential delays between temporally proximate requests that would occur if the memory access requests were to be executed in the received order are detected, and the received order of the memory access requests is rearranged to avoid or minimize the conflicts or delays and to optimize the flow of data to and from the memory data bus. The memory access requests are executed in the reordered sequence, while the originally received order of the requests is tracked. After execution, data read from the memory device by the execution of the read-type memory access requests are transferred to the respective requesters in the order in which the read requests were originally received.
REFERENCES:
patent: 5388247 (1995-02-01), Goodwin et al.
patent: 5461718 (1995-10-01), Tatosian et al.
patent: 5537572 (1996-07-01), Michelsen et al.
patent: 5630099 (1997-05-01), MacDonald et al.
patent: 5638374 (1997-06-01), Heath
patent: 5664153 (1997-09-01), Farrell
patent: 5701434 (1997-12-01), Nakagawa
patent: 5819076 (1998-10-01), Jeddeloh et al.
patent: 5848025 (1998-12-01), Marietta et al.
patent: 5872822 (1999-02-01), Bennett
patent: 5907863 (1999-05-01), Bolyn
patent: 5983325 (1999-11-01), Lewchuk
patent: 6052134 (2000-04-01), Foster
patent: 6052756 (2000-04-01), Barnaby et al.
patent: 6061759 (2000-05-01), Guo
patent: 6181638 (2001-01-01), Jeddeloh
patent: 6204864 (2001-03-01), Chee
patent: 6212231 (2001-04-01), Takano
patent: 6212598 (2001-04-01), Jeddeloh
patent: 6212611 (2001-04-01), Nizar et al.
patent: 6275913 (2001-08-01), Jeddeloh
patent: 6295586 (2001-09-01), Novak et al.
patent: 6295592 (2001-09-01), Jeddeloh
patent: 6330647 (2001-12-01), Jeddeloh et al.
patent: 6330683 (2001-12-01), Jeddeloh
patent: 6510474 (2003-01-01), Stracovsky et al.
patent: 6567886 (2003-05-01), Saitoh et al.
Chery Mardochee
Dickstein & Shapiro LLP
Kim Matt
Micro)n Technology, Inc.
LandOfFree
Out of order DRAM sequencer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Out of order DRAM sequencer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Out of order DRAM sequencer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4108302