Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-24
2009-06-23
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07552405
ABSTRACT:
Methods of implementing state machines using embedded processors. The designer specifies the logical footprint of the state machine in a formalism that can be transformed into hardware. This approach decouples the designer from the design, so that a state machine can be moved between embedded processors (e.g., between a hard processor and a soft processor), without any modifications to the code. One or more source-to-source transformations can be performed to improve the run-time performance of the state machine. These transformations can include the insertion of one or more jump addresses directly into the code, bypassing the standard lookup table approach for memory addressing, and consequently speeding up the execution of the code. The jump addresses can include, for example, a jump address for the start of each state machine, and/or a jump address for each state within the state machines.
REFERENCES:
patent: 5280595 (1994-01-01), Lemay et al.
patent: 5892900 (1999-04-01), Ginter et al.
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6904577 (2005-06-01), Schubert et al.
patent: 6931572 (2005-08-01), Schubert et al.
patent: 6981232 (2005-12-01), Lien et al.
patent: 7007264 (2006-02-01), Baxter
patent: 7114055 (2006-09-01), Baxter
patent: 7131077 (2006-10-01), James-Roxby et al.
patent: 7496490 (2009-02-01), Tatsuoka et al.
patent: 2002/0161907 (2002-10-01), Moon
patent: 2005/0108662 (2005-05-01), Morfey et al.
patent: 2007/0168749 (2007-07-01), Stewart et al.
patent: 2007/0294675 (2007-12-01), Barraclough et al.
patent: 2008/0059776 (2008-03-01), Sung et al.
patent: 2008/0082794 (2008-04-01), Yu et al.
patent: 2008/0126753 (2008-05-01), Chao et al.
patent: 2008/0183931 (2008-07-01), Verm et al.
patent: 2008/0263342 (2008-10-01), Knowles et al.
patent: 2008/0282072 (2008-11-01), Leonard et al.
patent: 2009/0006814 (2009-01-01), Lie
Eric Keller et al.; “Software Decelerators”; 13th International Field Programmable Logic and Applications Conference (FPL); Sep. 1-3, 2003; Lecture Notes in Computer Science 2778; pp. 1-10.
IBM Microelectronics; “CoreConnect Bus Architecture—A 32-, 64-, 128-bit core on-chip bus standard”; available from IBM at http://www.chips.ibm.com; Copyright International Business Machines Corporation 1999; pp. 1-2.
IBM; “The CoreConnect Bus Architecture”; available from IBM; Copyright International Business Machines Corporation, 1999; pp. 1-8.
Chen et al.; “A Model Driven XML Transformation Framework for Business Performance Management”; copyright 2005 IEEE; Proceedings of the 2005 IEEE International Conference on e-Business Engineering; pp. 1-8.
Xilinx, Inc.; U.S. Appl. No. 11/228,938 by James-Roxby et al., filed on Sep. 16, 2005 by Xilinx, Inc.
Cartier Lois D.
Chiang Jack
Memula Suresh
Xilinx , Inc.
LandOfFree
Methods of implementing embedded processor systems including... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of implementing embedded processor systems including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of implementing embedded processor systems including... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103312