Semiconductor device capable of avoiding latchup breakdown...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S371000, C257S355000

Reexamination Certificate

active

07545005

ABSTRACT:
A semiconductor device is provided which is capable of avoiding malfunction and latchup breakdown resulting from negative variation of high-voltage-side floating offset voltage (VS). In the upper surface of an n-type impurity region, a p+-type impurity region is formed between an NMOS and a PMOS and in contact with a p-type well. An electrode resides on the p+-type impurity region and the electrode is connected to a high-voltage-side floating offset voltage (VS). The p+-type impurity region has a higher impurity concentration than the p-type well and is shallower than the p-type well. Between the p+-type impurity region and the PMOS, an n+-type impurity region is formed in the upper surface of the n-type impurity region. An electrode resides on the n+-type impurity region and the electrode is connected to a high-voltage-side floating supply absolute voltage (VB).

REFERENCES:
patent: 4922317 (1990-05-01), Mihara
patent: 6228704 (2001-05-01), Uchida
patent: 6465283 (2002-10-01), Chang et al.
patent: 6788507 (2004-09-01), Chen et al.
patent: 6864525 (2005-03-01), Kaneko et al.
patent: 6864543 (2005-03-01), Kaneko et al.
patent: 6881997 (2005-04-01), Kaneko et al.
patent: 6927442 (2005-08-01), Kaneko et al.
patent: 6967132 (2005-11-01), Gonzalez et al.
patent: 2002/0063298 (2002-05-01), Wang
patent: 2002/0195659 (2002-12-01), Jimbo et al.
patent: 2005/0045964 (2005-03-01), Henmi et al.
patent: 103 22 742 (2004-02-01), None
patent: 0 382 865 (1990-08-01), None
patent: 1 096 573 (2001-05-01), None
patent: 52-011870 (1977-01-01), None
patent: 60-74560 (1985-04-01), None
patent: 61-097858 (1986-05-01), None
patent: 61-248459 (1986-11-01), None
patent: 62-120063 (1987-06-01), None
patent: 63-245939 (1988-10-01), None
patent: 64-028862 (1989-01-01), None
patent: 64-028940 (1989-01-01), None
patent: 64-077157 (1989-03-01), None
patent: 01-208860 (1989-08-01), None
patent: 03-096272 (1991-04-01), None
patent: 04-312968 (1992-11-01), None
patent: 5-152523 (1993-06-01), None
patent: 08-130249 (1996-05-01), None
patent: 2001-0040186 (2001-05-01), None
patent: 11-68053 (2002-03-01), None
patent: 2002-252333 (2002-09-01), None
U.S. Appl. No. 12/164,739, filed Jun. 30, 2008, Hatade et al.
U.S. Appl. No. 12/164,696, filed Jun. 30, 2008, Hatade et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device capable of avoiding latchup breakdown... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device capable of avoiding latchup breakdown..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device capable of avoiding latchup breakdown... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4101428

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.