Method and device for designing semiconductor integrated...

Details Method and device for designing semiconductor integrated... Method and device for designing semiconductor integrated...

2007-07-10

2009-11-24

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07624361

ABSTRACT:
A method and device for designing a semiconductor integrated circuit that easily reduces off leakage current. Wires connected to input terminals of a standard cell are exchanged with one another and a gate net list is changed so as to reduce off leakage current in accordance with a net probability and a current consumption table. The net probability is the probability of the state an input of the standard cell can take and is generated through an RTL function simulation and a gate level function simulation. The current consumption table is stored in a technology library storage.

REFERENCES:
patent: 5673420 (1997-09-01), Reyes et al.
patent: 6687883 (2004-02-01), Cohn et al.
patent: 2002/0144214 (2002-10-01), Rao et al.
patent: 2003/0212964 (2003-11-01), Rao et al.
patent: 2005/0097493 (2005-05-01), Monthie et al.
patent: 2006/0184904 (2006-08-01), Murgai et al.
patent: 2007/0094623 (2007-04-01), Chen et al.
patent: 2005190237 (2005-07-01), None

Affiliated with

Also associated with

Rating

Method and device for designing semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for designing semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for designing semiconductor integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4092281