Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1996-10-15
1999-05-25
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711100, 711205, 365 45, 36518901, 36518911, 36518522, G11C 1134, G06F 1200
Patent
active
059078553
ABSTRACT:
An apparatus and method for reducing the number of programming states (threshold voltage levels) required to be traversed when programming a multistate memory cell with a given set of data. The invention first determines the average programming state (corresponding to an average threshold voltage level) for the set of data which is to be programmed into the memory cells. This is accomplished by counting the number of programming states which must be traversed in programming the cells with the data. If the majority of the data requires programming the memory cell(s) to the upper two programming states (in the case of a two bit per cell or four state system), then the data is inverted and stored in the memory in the inverted form. This reduces the amount of programming time, the number of programming states traversed, and the power consumed in programming the memory cell(s) with the data field. In the case of data which is encoded using a scheme other than a direct sequential ordering of the threshold voltage levels, the encoded data is converted into an alternate form prior to counting the states. A flag indicating the translation operation (inversion of states, reassignment of states to different levels, etc.) used to assign the existing threshold voltage levels to those that will be programmed into the memory cells is also stored. The flag can be used to indicate the transformation process needed to convert the stored data back to its original form.
REFERENCES:
patent: 4970691 (1990-11-01), Atsumi
patent: 5043940 (1991-08-01), Harari
patent: 5394362 (1995-02-01), Banks
patent: 5440505 (1995-08-01), Fazio
patent: 5450363 (1995-09-01), Christopherson et al.
patent: 5497119 (1996-03-01), Tedrow et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5566111 (1996-10-01), Choi
patent: 5566125 (1996-10-01), Fazio et al.
patent: 5568426 (1996-10-01), Roohparvar et al.
patent: 5636166 (1997-06-01), Roohparvar
patent: 5671388 (1997-09-01), Hasbun
Micro)n Technology, Inc.
Swann Tod R.
Thai Tuan V.
LandOfFree
Apparatus and method for reducing programming cycles for multist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for reducing programming cycles for multist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reducing programming cycles for multist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-409196