Optimization of flip flop initialization structures with...

Details Optimization of flip flop initialization structures with... Optimization of flip flop initialization structures with...

2006-12-06

2009-06-09

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07546560

ABSTRACT:
A method for optimizing a design of a circuit is disclosed. The method generally includes the steps of (A) identifying a plurality of first flip flops in the design and (B) replacing each of the first flip flops in a file of the design that do not have to be initialized during operations of the circuit with a respective second flip flop without an initialization capability.

REFERENCES:
patent: 5659775 (1997-08-01), Stein et al.
patent: 6081656 (2000-06-01), Witt
patent: 6216256 (2001-04-01), Inoue et al.
patent: 6321184 (2001-11-01), Baumgartner et al.
patent: 6330703 (2001-12-01), Saito et al.
patent: 6922818 (2005-07-01), Chu et al.
patent: 6988254 (2006-01-01), Iwanishi et al.
patent: 7028273 (2006-04-01), Kanamaru et al.
patent: 7254793 (2007-08-01), Chen et al.
patent: 7480877 (2009-01-01), Acuna et al.
patent: 2003/0149943 (2003-08-01), Yoshikawa
patent: 2003/0182641 (2003-09-01), Yang
patent: 2004/0015789 (2004-01-01), Kanamaru et al.
patent: 2004/0015790 (2004-01-01), Cunningham et al.
patent: 2006/0190870 (2006-08-01), Chen et al.
patent: 2008/0040694 (2008-02-01), Acuna et al.
patent: 2008/0127003 (2008-05-01), Nieh et al.
patent: 549130 (1993-06-01), None
patent: 2005293493 (2005-10-01), None
Hirano et al., Automated English translation of Japanese Patent Document No. JP-2005293493 A, translated on Sep. 28, 2008.
O'Connor, “A Methodology for Programmable Logic Migration to ASICs Including Automatic Scan Chain Insertion and ATPG”, Fourth Annual IEEE International ASIC Conference and Exhibit, Sep. 23-27, 1991, pp. p. 2-1/1-4.
Qadeer et al., “Latch Redundancy Removal Without Global Reset”, Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 7-9, 1996, pp. 432-439.
Wu et a., “Storage Optimization by Replacing Some Flip-Flops with Latches”, Proceedings of EURO-DAC, European Design Automation Conference, Sep. 16-20, 1996, pp. 296-301.
Yoshikawa et al., “Timing Optimization by Replacing Flip-Flops to Latches”, Proceedings of the ASP-DAC 2004 Design Automation Conference, Jan. 27-30, 2004, pp. 186-191.

Affiliated with

Also associated with

Rating

Optimization of flip flop initialization structures with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimization of flip flop initialization structures with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of flip flop initialization structures with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4085109