Preventing register data flow hazards in an SST processor

Details Preventing register data flow hazards in an SST processor Preventing register data flow hazards in an SST processor

2007-02-06

2009-10-27

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Reexamination Certificate

active

07610470

ABSTRACT:
One embodiment of the present invention provides a system that prevents data hazards during simultaneous speculative threading. The system starts by executing instructions in an execute-ahead mode using a first thread. While executing instructions in the execute-ahead mode, the system maintains dependency information for each register indicating whether the register is subject to an unresolved data dependency. Upon the resolution of a data dependency during execute-ahead mode, the system copies dependency information to a speculative copy of the dependency information. The system then commences execution of the deferred instructions in a deferred mode using a second thread. While executing instructions in the deferred mode, if the speculative copy of the dependency information for a destination register indicates that a write-after-write (WAW) hazard exists with a subsequent non-deferred instruction executed by the first thread in execute-ahead mode, the system uses the second thread to execute the deferred instruction to produce a result and forwards the result to be used by subsequent deferred instructions without committing the result to the architectural state of the destination register. Hence, the system makes the result available to the subsequent deferred instructions without overwriting the result produced by a following non-deferred instruction.

REFERENCES:
patent: 7051191 (2006-05-01), Kottapalli et al.
patent: 7350027 (2008-03-01), Gara et al.
patent: 2002/0083304 (2002-06-01), Leenstra et al.
patent: 2004/0073777 (2004-04-01), Arnold et al.
Martinez, J.F. etal., Speculative Synchronization: Applying Thread-Level Speculation to Explicitly Parallel Applications, 2002, ACM, pp. 18-29.
Leibholz,D. etal., The Alpha 21264: A 500MHZ Out-of-Order Execution MIcroprocessor, 1997, IEEE, pp. 28-36.
Steffan,G.J. etal., A Scalable Approach to Thread Level Speculation, 2000, ACM, 12 pages.
Rajwar, R. etal., Speculative Lock Elison Enabling Highly Concurrent Multithreaded Execution, 2001, IEEE, pp. 294-305.

Affiliated with

Also associated with

Rating

Preventing register data flow hazards in an SST processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Preventing register data flow hazards in an SST processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preventing register data flow hazards in an SST processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4083092