Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-05-04
2009-06-30
Parekh, Nitin (Department: 2811)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S672000, C438S700000, C257S774000, C257SE21597
Reexamination Certificate
active
07553764
ABSTRACT:
A method of manufacturing a semiconductor device includes providing a semiconductor substrate having first and second main surfaces opposite to each other. A trench is formed in the semiconductor substrate at the first main surface. The trench extends to a first depth position in the semiconductor substrate. The trench is lined with the dielectric material. The trench is filled with a conductive material. An electrical component is electrically connected to the conductive material exposed at the first main surface. A cap is mounted to the first main surface. The cap encloses the electrical component and the electrical connection.
REFERENCES:
patent: 3648131 (1972-03-01), Stuby
patent: 4074342 (1978-02-01), Honn et al.
patent: 5618752 (1997-04-01), Gaul
patent: 5998292 (1999-12-01), Black et al.
patent: 6087719 (2000-07-01), Tsunashima
patent: 6384353 (2002-05-01), Huang et al.
patent: 6426991 (2002-07-01), Mattson et al.
patent: 6720233 (2004-04-01), Muth
patent: 6743656 (2004-06-01), Orcutt et al.
patent: 6762473 (2004-07-01), Goushcha et al.
patent: 6878608 (2005-04-01), Brofman et al.
patent: 7271482 (2007-09-01), Kirby
patent: 7355267 (2008-04-01), Kirby et al.
patent: 2004/0058511 (2004-03-01), Sakaguchi
patent: 2004/0061238 (2004-04-01), Sekine
patent: 2005/0084998 (2005-04-01), Horning et al.
patent: 2006/0027934 (2006-02-01), Edelstein et al.
patent: 2007/0111385 (2007-05-01), Magerlein et al.
patent: 2008/0099924 (2008-05-01), MacNamara et al.
patent: 2005001941 (2005-01-01), None
patent: 2005031880 (2005-04-01), None
U.S. Appl. No. 12/202,638, filed Sep. 2, 2008, MacNamara et al.
Brogan Conor
Griffin Hugh J.
MacNamara Cormac
Wilson Robin
Icemos Technology Ltd.
Panitch Schwarze Belisario & Nadel LLP
Parekh Nitin
LandOfFree
Silicon wafer having through-wafer vias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon wafer having through-wafer vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon wafer having through-wafer vias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4083073