Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-15
2009-12-22
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07636906
ABSTRACT:
A semiconductor integrated circuit of the present invention comprises a hard macro and a plurality of wirings connected to the hard macro. The hard macro comprises a hard macro main body, and a plurality of pins with a minimum pin width based on a design rule of the semiconductor integrated circuit, which is connected to the wirings. Each of the pins is arranged in a vicinity of the peripheral edge of the hard macro main body with a minimum isolated space based on the design rule provided therebetween along a direction crossing with a width direction of the peripheral edge. The wirings are arranged obliquely along a direction crossing with a perpendicular direction of the peripheral edge.
REFERENCES:
patent: 6127207 (2000-10-01), Hongo
patent: 6489668 (2002-12-01), Oda et al.
patent: 6745379 (2004-06-01), Teig et al.
patent: 2002/0133798 (2002-09-01), Teig et al.
patent: 2002/0182844 (2002-12-01), Igarashi et al.
patent: 2003/0079194 (2003-04-01), Igarashi et al.
patent: 2004/0143806 (2004-07-01), Kodama et al.
patent: 2004/0262640 (2004-12-01), Suga
patent: 2005/0023705 (2005-02-01), Campbell et al.
patent: 2005/0273748 (2005-12-01), Hetzel et al.
patent: 2007/0235766 (2007-10-01), Kojima et al.
Dinh Paul
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Semiconductor integrated circuit and layout designing method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and layout designing method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and layout designing method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4078489