Method and system for reducing cache tag bits

Details Method and system for reducing cache tag bits Method and system for reducing cache tag bits

2008-07-15

2009-06-09

Ellis, Kevin L (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S127000, C711S128000, C711S133000

Reexamination Certificate

active

07546417

ABSTRACT:
A method of accessing data from a cache is disclosed. Tag bits of data among sets and ways of cache lines are divided into common subtags and remaining subtags. Similarly, an access address tag is divided into an address common subtag and address remaining tag. When the index of an access address selects a set, a match comparison of the address common subtag and the selected set common subtag is performed. Also, the address remaining tag and selected set remaining subtags are compared for matching before the selected set and associated data is supplied to the requester.

REFERENCES:
patent: 5684976 (1997-11-01), Soheili-Arasi et al.
patent: 6122709 (2000-09-01), Wicki et al.
patent: 6836826 (2004-12-01), Sharma
patent: 2003/0154345 (2003-08-01), Lyon
patent: 2006/0095680 (2006-05-01), Park et al.
Jeffrey Rothman and Alan Smith;Sector Cache Design and Performance, in Proceedings of Mascots 2000.

Affiliated with

Also associated with

Rating

Method and system for reducing cache tag bits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reducing cache tag bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing cache tag bits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4067680