Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2007-04-09
2009-11-17
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
Reexamination Certificate
active
07620800
ABSTRACT:
Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions are disclosed which can be employed in a myriad of applications including multi-dimensional pipeline computations for seismic applications, search algorithms, information security, chemical and biological applications, filtering and the like as well as for systolic wavefront computations for fluid flow and structures analysis, bioinformatics etc. Some applications may also employ both the multi-dimensional pipeline and systolic wavefront methodologies disclosed.
REFERENCES:
patent: 4727503 (1988-02-01), McWhirter
patent: 4763294 (1988-08-01), Fong
patent: 4872133 (1989-10-01), Leeland
patent: 4962381 (1990-10-01), Helbig, Sr.
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5072371 (1991-12-01), Benner et al.
patent: 5230057 (1993-07-01), Shido et al.
patent: 5274832 (1993-12-01), Khan
patent: 5471627 (1995-11-01), Means et al.
patent: 5477221 (1995-12-01), Chang et al.
patent: 5509134 (1996-04-01), Fandrich et al.
patent: 5570040 (1996-10-01), Lytle et al.
patent: 5640586 (1997-06-01), Pechanek et al.
patent: 5715453 (1998-02-01), Stewart
patent: 5737766 (1998-04-01), Tan
patent: 5784108 (1998-07-01), Skaletzky et al.
patent: 5802290 (1998-09-01), Casselman
patent: 5892962 (1999-04-01), Cloutier
patent: 5903771 (1999-05-01), Sgro et al.
patent: 5915123 (1999-06-01), Mirsky et al.
patent: 5953502 (1999-09-01), Helbig, Sr.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5966534 (1999-10-01), Cooke et al.
patent: 6023755 (2000-02-01), Casselman
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6061706 (2000-05-01), Gai et al.
patent: 6076152 (2000-06-01), Huppenthal et al.
patent: 6128663 (2000-10-01), Thomas
patent: 6192439 (2001-02-01), Grunewald et al.
patent: 6215898 (2001-04-01), Woodfill et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6289440 (2001-09-01), Casselman
patent: 6385757 (2002-05-01), Gupta et al.
patent: 6704816 (2004-03-01), Burke
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 59-206972 (1984-11-01), None
patent: 63-086079 (1988-04-01), None
Gaudiot, Jean-Luc, Data-Driven Multicomputers in Digital Signal Processing,1987, IEEE, Proceedings of the IEEE, vol. 75,No. 9, pp. 1220-1234.
Dennis,J. B., Data Flow Supercomputers, Nov. 1980, IEEE, Computer, pp. 48-56.
Qunnn M.J., et al., Data-Parallel Programming on Multicomputers, Sep. 1990, IEEE, pp. 69-76.
Trevleaven, P.C., et al., Data-Driven and Demand-Driven Computer Architecture, 1982, ACM, Computiing Surveys vol. 14, No. 1, pp. 93-143.
Webster. M., Webster's Ninth New Collegiate Dictionary, 1985, Merriam-Webster pub., p. 627.
Miyamori, Takashi, “REMARC: Reconfigurable Multimedia Array Coprocessor”, IEICE Transactions on Information and Systems, Information & Systems Society, Tokyo, JP, vol. E82-D, No. 2, Feb. 1999, pp. 389-397, XP000821922.
Gross Thomas, et al., “Compilation for a High-performance Systolic Array”, Sigplan Notices USA, vol. 21, No. 7, Jul. 1986, pp. 27-38, XP002418625.
Rauchwerger, Lawrence, et al., “The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization”, IEEE Transactions on Parallel and Distributed Systems, IEEE Service Center, Los Alamitos, CA, vol. 10, No. 2, Feb. 1999, pp. 160-180, XP000908318.
Arnold Jeffrey M. et al., “The Splash 2 Processor and Applications”, Computer Design: VLSI in Computers and Processors, 1993, ICCD '93 Proceedings, 1993 IEEE International Conference on Cambridge, MA, Oct. 3-6, 1993, Los Alamitos, CA, IEEE Comput. Soc., Oct. 3, 1993, pp. 482-485, XP010134571.
Hwang, Kai, “Computer Architecture and Parallel Processing”, Data Flow Computers and VLSI Computations, 1985, McGraw Hill, Chapter 10, pp. 732-807, XP-002418655.
Hartenstein, Reiner W., et al. “A Synthesis System for Bus-based Wavefront Array Architectures”, Proceedings, International Conference on Application-Specific Systems, Architectures and Processors, 1996, pp. 274-283, XP002132819.
Alexander, Thomas, et al. “A Reconfigurable Approach To A Systolic Sorting Architecture”, ISCAS 89, May 8, 1989, pp. 1178-1182, XP010084477.
Wu, Youfeng, et al. “Better Exploration of Region-Level Value Locality with Integrated Computation Reuse and Value Prediction”, Proceedings of the 28th International Symposium on Computer Architecture, ISCA 2001, Goteborg, Sweden, Jun. 30-Jul. 4, 2001, International Symposium on Computer Architecture, (ISCA), Los Alamitos, CA, IEEE Comp. Soc, US, Jun. 30, 2001, pp. 93-103, XP010552866.
Babb, Jonathan, et al., “Parallelizing applications into silicon”, © 1999 IEEE.
Deshpande, Deepali, et al., “Hybrid data/configuration caching for striped FPGAs” © 1999 IEEE.
Purna, Karthikeya, et al., “Temporal partitioning and sched uling data flow graphs for reconfigurable computers”, © 1999 IEEE, Publ. No, 0018-9340/99, pp. 579-590.
Gibbs, W. Wayt, “Blitzing bits”, © 1999 Scientific American Presents, pp. 57-61.
Gonzalez, Ricardo, “Configurable and extensible processors change system design”, Aug. 15-17, 1999, Hot Chips 11 Tutorials, pp. 135-146.
Graham, Paul, et al., “FPGA-based sonar processing”, © 1998 ACM 0-89791-978-5/98, pp. 201-208.
Hasebe, A., et al., “Architecture of SIPS, a real time image processing system,” © 1988 IEEE, Publ. No. CH2603-9/88/0000/0621, pp. 621-630.
Hammond, Lance, et al., “The Stanford Hydra CMP”, Aug. 15-17, 1999 H ot Chips 11 Tutorials, pp. 23-31.
Jean, Jack, et al., “Dynamic reconfiguration to support concurrent applications”, © 1999 IEEE, Publ. No. 0018-9340/99, pp. 591-602.
Kastrup, Bernardo, et al., “Concise: a compiler-driven CPLD-based instruction set accelerator”, © 1999 IEEE.
Motomura, Masato, et al., “An embedded DRAM-FPGA chip with instantaneous logic reconfiguration”, © 1998 IEEE, Publ. No. 0-8186-8900-5/98, pp. 264-266.
McConnell, Ray, “Massively parallel computing on the Fuzion chip”, Aug. 15-17, 1999, Hot Chips 11 Tutorials, pp. 83-94.
McShane, Erik, et al., “Functionally integrated systems on a chip: technologies, architectures, CAD tools, and applications”, © 1998 IEEE, Publ. No. 8-8186-8424-0/98, pp. 67-75.
Rupp, Charley, et al., “The NAPA adaptive processing architecture”, © 1998 the Authors, pp. 1-10.
Saito, Osamu, et al., “A 1M synapse self learnin g digital neural network chip”, ©0 1998 IEEE, Publ. No. 0-7803-4344/1/98, pp. 94-95.
Schott, Brian, et al., “Architectures for system-level applications of adaptive computing”, © 1999 IEEE.
Mencer, Oskar, et al., “PAM-Blox: High Performance FPGA Design for Adaptive Computing”, © 1998 IEEE, Conference Paper, INSPEC Abstract Nos. B9611-1265B-044, C9811-5210-009.
Miyamori, Takashi, et al., “A quantitative analysis of reconfigurable coprocessors for multimedia applications”, © 1998 IEEE, Conference Paper, INSPEC Abstract Nos. B9811-1265F-011, C 9811-5310-010.
Agarwal, A., et al., “The Raw Compiler Project”, pp. 1-12, http://cag-www.lcs.mit.edu/raw, Proceedings of the Second SUIF Compiler Workshop, Aug. 21-23, 1997.
Albaharna, Osama, et al., “On the viability of FPGA-based integrated coprocessors”, © 1996 IEEE, Publ. No. 0-8186-7548-9/96, pp. 206-215.
Amerson, Rick, et al., “Teramac—Configurable Custom Computing”, © 1995 IEEE, Publ. No. 0-8186-7086-X/95, pp. 32-38.
Barthel, Dominique Aug. 25-26, 1997, “PVP a Parallel Video coProcessor”, Hot Chips IX, pp. 203-210.
Bertin, Patrice, et al., “Programmable active memories: a performance assessment”, © 1993 Massachusetts Institute of Technology, pp. 88-102.
Bittner, Ray, et al., “Computing kernels implemented with a wormhole
Caliga David E.
Huppenthal Jon M.
Coleman Eric
Hogan & Hartson LLP
Kubida William J.
Martensen Michael C.
SRC Computers, Inc.
LandOfFree
Multi-adaptive processing systems and techniques for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-adaptive processing systems and techniques for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-adaptive processing systems and techniques for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055218