Method, system, and article of manufacture for reducing via...

Details Method, system, and article of manufacture for reducing via... Method, system, and article of manufacture for reducing via...

2007-04-24

2009-08-11

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07574685

ABSTRACT:
An improved method, system, and article of manufacture for reducing via failures is described. In one approach, additional vias or via cuts are inserted into an IC device to increase the number of cuts in a given area. The additional vias or via cuts are inserted until a sufficient via density level has been reached.

REFERENCES:
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6305000 (2001-10-01), Phan et al.
patent: 6499135 (2002-12-01), Li et al.
patent: 6832360 (2004-12-01), Li
patent: 6883149 (2005-04-01), Li et al.
patent: 6895568 (2005-05-01), Li
patent: 7007258 (2006-02-01), Li
patent: 7096447 (2006-08-01), Li et al.
patent: 7200831 (2007-04-01), Kitabayashi
patent: 7231624 (2007-06-01), Vuong et al.
patent: 7240314 (2007-07-01), Leung
patent: 7275222 (2007-09-01), Douriet
patent: 7308669 (2007-12-01), Buehler et al.
patent: 7328419 (2008-02-01), Vuong et al.
patent: 7398489 (2008-07-01), Dinter et al.
patent: 2006/0123367 (2006-06-01), Sakurabayashi

Affiliated with

Also associated with

Rating

Method, system, and article of manufacture for reducing via... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, system, and article of manufacture for reducing via..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and article of manufacture for reducing via... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4055114