Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Reexamination Certificate
2007-06-29
2009-10-27
Pham, Ly D (Department: 2827)
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
C365S189190, C365S222000, C365S233100
Reexamination Certificate
active
07609566
ABSTRACT:
A semiconductor memory device includes a charge pumping circuit, a level sensor, an oscillator, and a pumping control signal generator. The charge pumping circuit performs a negative-pumping operation to an external power in order to generate an internal voltage having a level lower than the external power. The level sensor senses a level of the internal voltage corresponding to a level of an adjusted reference voltage during a refresh mode. The oscillator generates a period signal in response to a sensing signal of the level sensor. The pumping control signal generator controls the operation of the charge pumping circuit in response to the period signal.
REFERENCES:
patent: 5920226 (1999-07-01), Mimura
patent: 6760806 (2004-07-01), Jeon
patent: 6950364 (2005-09-01), Kim
patent: 6992943 (2006-01-01), Hwang et al.
patent: 2004/0100847 (2004-05-01), Derner et al.
patent: 2005/0270874 (2005-12-01), Hur et al.
patent: 2006/0104316 (2006-05-01), Kitamori et al.
patent: 2006/0114731 (2006-06-01), Park et al.
patent: 100231602 (1999-11-01), None
patent: 10-2005-0106410 (2005-11-01), None
Korean Office Action issued in Patent Application No. 10-2007-0000409 dated on Jul. 9, 2008.
Hynix / Semiconductor Inc.
IP & T Law Firm PLC
Pham Ly D
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4054635