Semiconductor memory apparatus

Details Semiconductor memory apparatus Semiconductor memory apparatus

2006-10-25

2008-11-18

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S233100

Reexamination Certificate

active

07453753

ABSTRACT:
A semiconductor memory apparatus which can restrict a refresh operation for a period when an internal clock is synchronized with an external clock. The semiconductor memory apparatus includes a refresh control unit that disables a refresh command signal which is applied during a period when an enable signal is enabled but a lock-completion signal is not enabled in response to the enable signal outputted from a mode register, the lock-completion signal outputted from a clock synchronizing unit, and the refresh command signal outputted from a command decoder. The clock synchronizing unit can stably complete a locking operation within a predetermined time regardless of power-supply noise and so on.

REFERENCES:
patent: 5894446 (1999-04-01), Itou
patent: 6215714 (2001-04-01), Takemae et al.
patent: 6219292 (2001-04-01), Jang
patent: 6618310 (2003-09-01), Higashiho et al.
patent: 6633504 (2003-10-01), Lee et al.
patent: 6707744 (2004-03-01), Jo
patent: 6809990 (2004-10-01), Thomann et al.
patent: 6847570 (2005-01-01), Fujioka et al.
patent: 6937530 (2005-08-01), Bell
patent: 6937534 (2005-08-01), Lim et al.
patent: 6954388 (2005-10-01), Thomann et al.
patent: 2005/0030818 (2005-02-01), Raad
patent: 08147967 (1996-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4047273