Interconnect-aware methodology for integrated circuit design

Details Interconnect-aware methodology for integrated circuit design Interconnect-aware methodology for integrated circuit design

2002-03-06

2008-11-18

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C703S014000

Reexamination Certificate

active

07454733

ABSTRACT:
An integrated circuit design kit including one or more circuit components topologies, and one or more critical interconnect lines topologies. The interconnect line topologies may be predefined. The kit may further include one or more circuit components models and one or more critical interconnect lines models.

REFERENCES:
patent: 5025402 (1991-06-01), Winkelstein
patent: 5031111 (1991-07-01), Chao et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5867387 (1999-02-01), Kavana
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5883814 (1999-03-01), Luk et al.
patent: 5959871 (1999-09-01), Pierzchala et al.
patent: 6099580 (2000-08-01), Boyle et al.
patent: 6202197 (2001-03-01), Robinson et al.
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6295635 (2001-09-01), Dhaene et al.
patent: 6342823 (2002-01-01), Dansky et al.
patent: 6360191 (2002-03-01), Koza et al.
patent: 6367051 (2002-04-01), Pileggi et al.
patent: 6381563 (2002-04-01), O'Riordan et al.
patent: 6381730 (2002-04-01), Chang et al.
patent: 6385565 (2002-05-01), Anderson et al.
patent: 6453444 (2002-09-01), Shepard
patent: 6467069 (2002-10-01), Mehrotra et al.
patent: 6476771 (2002-11-01), McKinzie, III
patent: 6496972 (2002-12-01), Segal
patent: 6539531 (2003-03-01), Miller et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6564194 (2003-05-01), Koza et al.
patent: 6564355 (2003-05-01), Smith et al.
patent: 6625677 (2003-09-01), Iqbal
patent: 6643831 (2003-11-01), Chang et al.
patent: 6665849 (2003-12-01), Meuris et al.
patent: 6704179 (2004-03-01), Voldman
patent: 6760900 (2004-07-01), Rategh et al.
patent: 6834375 (2004-12-01), Stine et al.
patent: 2002/0095648 (2002-07-01), Saito
patent: 2002/0104063 (2002-08-01), Chang et al.
patent: 2002/0116696 (2002-08-01), Suaya et al
patent: 2003/0131334 (2003-07-01), Suaya et al.
patent: 2003/0149962 (2003-08-01), Willis et al.
patent: 2004/0148578 (2004-07-01), McConaghy et al.
patent: 2004/0172609 (2004-09-01), Hassibi et al.
R. Beale et al., “Design Methodology and Simulation Tools for Mixed Analog-Digtal Integrated Circuits”, IEEE International Systems On Circuits and Systems, pp. 1351-1355, May, 1990.
Goren et al. “An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach”, Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings Mar. 4-8, 2002 pp. 804-811.
Tsividis Yannis. “Mixed analog-digital VLSI devices and technology”, 1995, pp. 1-284.
Thor A. Larsen “Mixed analog-digital VLSI devices and technology” By Yannis Tsividis (brief description), World Scientific, 2002, pp. 39-40.
Siomacco et al., “Parametric modeling of integrated circuit interconnections”, Circuits and Systems II: Analog and Digtal Signal Processing, IEEE vol. 39, Issue 6, Jun. 1992 pp. 377-382.
Un, M. et al., “Calculation of delay and rise times for uniformly distributed RLC line”. Electrotechnical Conference, 1998. MELECON 98., 9th Mediterranean, vol. 1, May 18-20, 1998 pp. 604-607.

Affiliated with

Also associated with

Rating

Interconnect-aware methodology for integrated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect-aware methodology for integrated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect-aware methodology for integrated circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4039390