Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-07-20
2008-12-09
Ahmed, Shamim (Department: 1792)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S438000, C438S706000, C438S710000, C438S680000, C438S687000, C438S768000, C438S777000, C438S778000, C257S762000, C118S72300R
Reexamination Certificate
active
07462565
ABSTRACT:
A substrate having a copper wiring is prepared. An insulating film is formed on the copper wiring. The insulating film is etched with a gas containing fluorine to form an opening reaching the copper wiring. A plasma treatment is carried out on a surface of copper exposed at a bottom of the opening without turning plasma discharge off after forming the opening in the same chamber as the formation of the opening.
REFERENCES:
patent: 4209356 (1980-06-01), Stein
patent: 4588641 (1986-05-01), Haque et al.
patent: 5244535 (1993-09-01), Ohtsuka et al.
patent: 5892286 (1999-04-01), Toyoda et al.
patent: 6057247 (2000-05-01), Imai et al.
patent: 6143658 (2000-11-01), Donnelly, Jr. et al.
patent: 6162733 (2000-12-01), Obeng
patent: 6174796 (2001-01-01), Takagi et al.
patent: 6204192 (2001-03-01), Zhao et al.
patent: 6323121 (2001-11-01), Liu et al.
patent: 6355571 (2002-03-01), Huang et al.
patent: 6562416 (2003-05-01), Ngo et al.
patent: 6635185 (2003-10-01), Demmin et al.
patent: 6784109 (2004-08-01), Kofuji et al.
patent: 2001/0008226 (2001-07-01), Hung et al.
patent: 2002/0113037 (2002-08-01), Wu et al.
patent: 2002/0142622 (2002-10-01), Iijima et al.
patent: 2002/0185671 (2002-12-01), Kim
patent: 2003/0181041 (2003-09-01), Ikegami et al.
patent: 2004/0018715 (2004-01-01), Sun et al.
patent: 2004/0046260 (2004-03-01), Huang et al.
patent: 4-286327 (1992-10-01), None
patent: 10-261715 (1998-09-01), None
patent: 11-145111 (1999-05-01), None
patent: 2000-332112 (2000-11-01), None
patent: 2001-23985 (2001-01-01), None
patent: 2001-118846 (2001-04-01), None
patent: 2003-23072 (2003-01-01), None
patent: 2003-109955 (2003-04-01), None
patent: 2002-0056013 (2002-07-01), None
patent: 2002-0094598 (2002-12-01), None
patent: WO 00/19498 (2000-04-01), None
S. Wolf, Silicon Processing for the VLSI Era, vol. 1, Lattice Press, (1986) pp. 568-569.
Ahmed Shamim
Angadi Maki
Leydig , Voit & Mayer, Ltd.
Renesas Technology Corp.
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4038633