Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-18
2008-11-18
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07454732
ABSTRACT:
Techniques for designing integrated circuits (ICs) with optimization at register transfer level (RTL) amongst multiple ICs are described herein. According to one embodiment of the invention, a hierarchical resource estimation is performed based on a technology independent register transfer level (RTL) netlist, which is to be partitioned between multiple ICs. Based on the estimation, the RTL netlist is partitioned between the multiple ICs. In response to the partition and the estimation, immediate feedback information is provided to a user.
REFERENCES:
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5862149 (1999-01-01), Carpenter et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 6026219 (2000-02-01), Miller et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6141631 (2000-10-01), Blinne et al.
patent: 6145117 (2000-11-01), Eng
patent: 6192504 (2001-02-01), Pfluger et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6341361 (2002-01-01), Basto et al.
patent: 6360356 (2002-03-01), Eng
patent: 6370493 (2002-04-01), Knapp et al.
patent: 6438735 (2002-08-01), McElvain et al.
patent: 6519754 (2003-02-01), McElvain et al.
patent: 6668364 (2003-12-01), McElvain et al.
W.-J. Fang et al., “A Hierarchical Functional Structuring and Partitioning Approach for Multiple-FPGA Implementations,” 1996 IEEE, pp. 638-643.
E.D. Lagnese et al., “Architectural Partitioning for System Level Synthesis of ICs,” 1991 IEEE Trans. on CAD, vol. 10, No. 7, pp. 847-860.
M. Vootukuru et al., “Resource Constrained RTL Partitioning for Synthesis of Multi-FPGA Designs,” 1996 IEEE, 10th Int'l Conference on VLSI Design, pp. 140-144.
Erickson Robert
McElvain Kenneth S.
Blakely , Sokoloff, Taylor & Zafman LLP
Siek Vuthe
Synopsys Inc.
LandOfFree
Methods and apparatuses for designing integrated circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatuses for designing integrated circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for designing integrated circuits... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4037215