Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2002-09-12
2008-11-04
Chaudry, Mujtaba K (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C710S063000
Reexamination Certificate
active
07447975
ABSTRACT:
A cyclic redundancy check (CRC) mechanism for the extensions (PCI-X) to the Peripheral Component Interconnect (PCI) bus system used in computer systems is fully backward compatible with the full PCI-X protocol. CRC check-bits are inserted to provide error detection capability for the header address and attribute phases, and for burst and DWORD transaction data phases. The CRC check-bits are inserted into unused attribute or clock (or target response) phases, or into reserved or reserved drive high portions (bits) of the address/data (AD), command/byte enable (C/BE#), or into the parity lanes of the PCI-X phases.
REFERENCES:
patent: 5177747 (1993-01-01), Capps et al.
patent: 5959914 (1999-09-01), Gates et al.
patent: 6000040 (1999-12-01), Culley et al.
patent: 6161157 (2000-12-01), Tripathi et al.
patent: 6185697 (2001-02-01), Shiraishi
patent: 6240522 (2001-05-01), Stufflebeam
patent: 6591310 (2003-07-01), Johnson
patent: 6671832 (2003-12-01), Apisdorf
patent: 6801970 (2004-10-01), Riley et al.
patent: 6915446 (2005-07-01), Riley
Chaudry Mujtaba K
Hewlett--Packard Development Company, L.P.
LandOfFree
Supporting cyclic redundancy checking for PCI-X does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Supporting cyclic redundancy checking for PCI-X, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supporting cyclic redundancy checking for PCI-X will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4035452