Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-12-30
2008-12-09
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07464351
ABSTRACT:
CMOS implementable three-dimensional silicon sensors are fabricated using a standard fab but using augmented rules that create mask patterns not expressible with existing fab rules. Standard fab rules are not optimized to produce high quality three-dimensional silicon sensors. Accordingly, the normal set of rules does not permit creating the fab mask patterns necessary for high performance such sensors. However, the present invention can use the fab standard mask set with a rich set of fab instructions to express mask patterns from the mask set that would not otherwise be expressible. The resultant method enables high quality silicon sensors for three-dimensional sensing to be readily mass produced from a standard fab.
REFERENCES:
patent: 4277167 (1981-07-01), Eppel
patent: 4679063 (1987-07-01), White
patent: 4733609 (1988-03-01), Goodwin et al.
patent: 5353109 (1994-10-01), Langdon et al.
patent: 5426069 (1995-06-01), Selvakumar et al.
patent: 5446529 (1995-08-01), Stettner et al.
patent: 5563801 (1996-10-01), Lee et al.
patent: 5650864 (1997-07-01), Tseng et al.
patent: 5682229 (1997-10-01), Wangler
patent: 5710621 (1998-01-01), Tamura
patent: 5754280 (1998-05-01), Kato et al.
patent: 5835204 (1998-11-01), Urbach
patent: 5856667 (1999-01-01), Spirig et al.
patent: 5892575 (1999-04-01), Marino
patent: 5936287 (1999-08-01), Gardner et al.
patent: 5940170 (1999-08-01), Berg et al.
patent: 5953110 (1999-09-01), Burns
patent: 6002423 (1999-12-01), Rappaport et al.
patent: 6115114 (2000-09-01), Berg et al.
patent: 6136478 (2000-10-01), Usui et al.
patent: 6137566 (2000-10-01), Leonard et al.
patent: 6181412 (2001-01-01), Popescu et al.
patent: 6323942 (2001-11-01), Bamji
patent: 6342421 (2002-01-01), Mitani et al.
patent: 6396570 (2002-05-01), Takayanagi et al.
patent: 6403425 (2002-06-01), Ang et al.
patent: 6419626 (2002-07-01), Yoon
patent: 6452666 (2002-09-01), Barna et al.
patent: 6468915 (2002-10-01), Liu
patent: 6512838 (2003-01-01), Rafii et al.
patent: 6522395 (2003-02-01), Bamji et al.
patent: 6528381 (2003-03-01), Lee et al.
patent: 6614422 (2003-09-01), Rafii et al.
patent: 6674895 (2004-01-01), Rafii et al.
patent: 6678039 (2004-01-01), Charbon
patent: 6794214 (2004-09-01), Berezin et al.
patent: 2002/0186312 (2002-12-01), Stark et al.
patent: 2003/0048663 (2003-03-01), Look
patent: 2003/0151072 (2003-08-01), Leung et al.
patent: 2004/0021197 (2004-02-01), Oh et al.
patent: 2004/0268282 (2004-12-01), Rittman et al.
patent: 2005/0289500 (2005-12-01), Misaka et al.
patent: 19821974 (2002-12-01), None
Bamji Cyrus
Liu Xinqiao
Canesta, Inc.
Dinh Paul
Kaufman, Esq. Michael A.
LandOfFree
Method enabling a standard CMOS fab to produce an IC to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method enabling a standard CMOS fab to produce an IC to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method enabling a standard CMOS fab to produce an IC to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4029825