Memory mapped register file

Details Memory mapped register file Memory mapped register file

2003-07-25

2008-10-14

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Combining two or more values to create address

C711S202000, C712S043000, C712S208000, C712S229000

Reexamination Certificate

active

07437532

ABSTRACT:
A memory mapped register file is disclosed for a data processing system that comprises a memory unit, input ports, and output ports. The memory unit includes a plurality of registers addressable by an encoded address, wherein the encoded address corresponds to a respective one of the plurality of registers and a corresponding processor mode. The input ports receive inputs for addressing at least one register using an encoded address. The output ports output data from at least register addressable by an encoded address.

REFERENCES:
patent: 5497499 (1996-03-01), Garg et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5583804 (1996-12-01), Seal et al.
patent: 5701493 (1997-12-01), Jaggar
patent: 5737624 (1998-04-01), Garg et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5809522 (1998-09-01), Novak et al.
patent: 5826055 (1998-10-01), Wang et al.
patent: 5832292 (1998-11-01), Nguyen et al.
patent: 5926841 (1999-07-01), Novak et al.
patent: 5970241 (1999-10-01), Deao et al.
patent: 6038653 (2000-03-01), Nguyen et al.
patent: 6112019 (2000-08-01), Chamdani et al.
patent: 6131157 (2000-10-01), Wang et al.
patent: 6279101 (2001-08-01), Witt et al.
patent: 6282630 (2001-08-01), Nguyen et al.
patent: 6363471 (2002-03-01), Meier et al.
patent: 6412064 (2002-06-01), Wang et al.
patent: 6766505 (2004-07-01), Rangan et al.
patent: 7024544 (2006-04-01), Shelor
patent: 2003/0159021 (2003-08-01), Kerr et al.
patent: 2003/0200421 (2003-10-01), Crook et al.
U.S. Appl. No. 10/672,774, filed Sep. 26, 2003, Hong-Yi Chen et al.
Computer Architecture A Quantitative Approach, Second Edition, David A. Patterson and John L. Hennessy with a contribution by David Goldberg; 1996; 14 pages.
Superscalar Microprocessor Design; Miek Johnson, 1991; 3 pages.
MP0367—Application entitled “Data Processing System with Partial Bypass Reorder Buffer and Combined Load/Store Arithmetic Logic Unit and Processing Method Thereof”, Hong-Yi Chen et al; Sep. 26, 2003; 58 pages.

Affiliated with

Also associated with

Rating

Memory mapped register file does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory mapped register file, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory mapped register file will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4019116