Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-05-16
2008-10-07
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230050, C713S501000
Reexamination Certificate
active
07433263
ABSTRACT:
A multi-port semiconductor device and method thereof are provided. In an example, the multi-port memory device may include a clock generating unit receiving an external clock signal having a given frequency and a given phase, the clock generating unit generating a plurality of local clock signals by adjusting at least one of the given frequency and given phrase of the received external clock signal such that at least one of the plurality of local clock signals have at least one of a different frequency and a different phase as compared to the given frequency and given phrase, respectively, of the received external clock signal.
REFERENCES:
patent: 6023770 (2000-02-01), Miyake
patent: 6256256 (2001-07-01), Rao
patent: 6914849 (2005-07-01), Cao et al.
patent: 10-275024 (1998-10-01), None
patent: 2002-197864 (2002-07-01), None
patent: 10-2000-0018316 (2000-04-01), None
patent: 10-2002-0050092 (2002-06-01), None
Harness Dickey & Pierce PLC
Ho Hoai V
Samsung Electronics Co,. Ltd.
LandOfFree
Multi-port semiconductor device and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port semiconductor device and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port semiconductor device and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011607