Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2005-08-04
2008-08-19
Clark, S. V (Department: 2823)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S455000
Reexamination Certificate
active
07413926
ABSTRACT:
A method of making a microelectronic package includes providing a first substrate having a top surface, providing a second substrate having a top surface including a plurality of conductive pads, a bottom surface remote therefrom and an opening extending between the top and bottom surfaces, and securing the second substrate over the first substrate so that the bottom surface of the second substrate confronts the top surface of the first substrate, wherein the first and second substrates have coefficients of thermal expansion that are substantially similar to one another. The method also includes placing a microelectronic element having a front face with contacts and a back face remote therefrom in the opening of the second substrate and securing the microelectronic element over the first substrate so that the back face of the microelectronic element confronts the top surface of the first substrate, and electrically interconnecting the contacts of the microelectronic element with the conductive pads of the second substrate.
REFERENCES:
patent: 3343255 (1967-09-01), Donovan
patent: 4731645 (1988-03-01), Parmentier et al.
patent: 5049980 (1991-09-01), Saito et al.
patent: 5124783 (1992-06-01), Sawaya
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5455390 (1995-10-01), DiStefano et al.
patent: 5518964 (1996-05-01), DiStefano et al.
patent: 5688716 (1997-11-01), DiStefano et al.
patent: 5763941 (1998-06-01), Fjelstad
patent: 5801441 (1998-09-01), DiStefano et al.
patent: 5859472 (1999-01-01), DiStefano et al.
patent: 5904498 (1999-05-01), Fjelstad
patent: 6049972 (2000-04-01), Link et al.
patent: 6117694 (2000-09-01), Smith et al.
patent: 6169328 (2001-01-01), Mitchell et al.
patent: 6191368 (2001-02-01), DiStefano et al.
patent: 6251703 (2001-06-01), Van Campenhout et al.
patent: 6261863 (2001-07-01), Beroz et al.
patent: 6338492 (2002-01-01), Schilling et al.
patent: 6429112 (2002-08-01), Smith et al.
patent: 6472762 (2002-10-01), Kutlu
patent: 6525429 (2003-02-01), Kovac et al.
patent: 6528343 (2003-03-01), Kikuchi et al.
patent: 6590287 (2003-07-01), Ohuchi
patent: 6602740 (2003-08-01), Mitchell
patent: 6707149 (2004-03-01), Smith
patent: 6927095 (2005-08-01), Smith
patent: 2002/0148639 (2002-10-01), Smith et al.
patent: 2003/0168725 (2003-09-01), Warner et al.
Clark S. V
Lerner David Littenberg Krumholz & Mentlik LLP
Tessera Inc.
LandOfFree
Methods of making microelectronic packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of making microelectronic packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of making microelectronic packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4000478