Method and system for rate adaptation

Details Method and system for rate adaptation Method and system for rate adaptation

2002-06-27

2008-08-05

Chen, Alan S. (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S056000, C710S057000, C710S060000, C710S061000, C713S400000, C713S500000, C713S600000

Reexamination Certificate

active

07409474

ABSTRACT:
A media access controller, which includes an output buffer and a clock controller, is provided. The output buffer includes a first and second clock input. The first clock is configured to control data input into the buffer and the second clock is configured to control data output from the buffer. The clock controller is coupled to the output buffer and configured to regulate a first clock signal input into the first clock input to control the data input into the buffer.

REFERENCES:
patent: 6295563 (2001-09-01), Whittaker
patent: 6433598 (2002-08-01), Schultz
patent: 6539488 (2003-03-01), Tota et al.
patent: 6880098 (2005-04-01), Huntsman
patent: 6888819 (2005-05-01), Mushkin et al.
patent: 6990598 (2006-01-01), Sherburne, Jr.
patent: 2002/0114354 (2002-08-01), Sinha et al.
patent: 2004/0158657 (2004-08-01), Momtaz et al.
patent: 0752796 (1997-01-01), None
patent: 0907300 (1999-04-01), None

Affiliated with

Also associated with

Rating

Method and system for rate adaptation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for rate adaptation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for rate adaptation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3993028