Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2004-04-07
2008-05-13
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S003000, C711S133000, C711S146000, C711S148000
Reexamination Certificate
active
07373466
ABSTRACT:
A method and apparatus for filtering memory probe activity for writes in a distributed shared memory computer. In one embodiment, the method may include assigning an uncached directory state to a cache data block in response to evicting the cache data block. In another embodiment, the method may include assigning a remote directory state to a cache data block in response to evicting the cache data block and storing it in a remote cache. In a third embodiment, the method may include assigning a pairwise-shared directory state in response to a second processor node initiating a load operation to a cache data block in a modified cache state in a first processor node. In a fourth embodiment, the method may include assigning a migratory directory state in response to a processor node initiating a store operation to a cache data block in a pairwise-shared cache state.
REFERENCES:
patent: 5197146 (1993-03-01), LaFetra
patent: 5787478 (1998-07-01), Hicks et al.
patent: 5802600 (1998-09-01), Smith et al.
patent: 6243794 (2001-06-01), Casamatta
patent: 6574710 (2003-06-01), Gaither et al.
patent: 6615319 (2003-09-01), Khare et al.
patent: 6763432 (2004-07-01), Charney et al.
patent: 6868485 (2005-03-01), Conway
patent: 7082500 (2006-07-01), Scott et al.
patent: 7096323 (2006-08-01), Conway et al.
patent: 7155572 (2006-12-01), Hughes et al.
Weber et al., “The Mercury Interconnect Architecture: A Cost-Effective Infrastructure for High-performance Servers,” in Proceedings of the 24thInternational Symposium on Computer Architecture (ISCA '97), 1997, pp. 1-10.
Lenoski et al., “Scalable Shared-Memory Multiprocessing,” 1995, pp. 173-203.
Culler et al., “Parallel Computer Architecture: A hardware/software approach,” 1999, pp. 553-671.
Chang et al., “Microarchitecture of HaL's Memory Management Unit,” in Proceedings of the 40thIEEE Computer Society International Conference, 1995, pp. 272-279.
Wilcke, “Architectural Overview of HaL Systems,” in Proceedings of the 40thIEEE Computer Society International Conference, 1995, pp. 251-258.
Advanced Micro Devices , Inc.
Kim Matthew
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Patel Hetul
Petro Anthony M.
LandOfFree
Method and apparatus for filtering memory write snoop... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for filtering memory write snoop..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for filtering memory write snoop... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3987313