Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2005-05-26
2008-09-09
Pham, Ly D (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S191000, C365S233110, C365S233120, C365S233500, C327S145000, C327S146000, C327S152000, C327S153000
Reexamination Certificate
active
07423919
ABSTRACT:
A plurality of improved memory systems employing a phase detection system in conjunction with either a synchronous mirror delay or a delay-locked loop, and related methods of operation, are disclosed. The memory systems determine timing characteristics among multiple signals and, based upon those timing characteristics, vary which clock-related signal is output. The improvement relates in part to the incorporation of a clock divider that reduces the frequency of the clock signals utilized by the system. Due to the incorporation of the clock divider and an edge recovery device, attenuation, power dissipation and duty cycle distortion associated with propagation of the clock signal(s) are reduced. Further, the reduction in frequency of the clock signals allows for numerous differently-phased clock signals to be generated within the system, which allows for finer timing comparisons to be performed, thus allowing for finer selections to be made in relation to which clock-related signal is output.
REFERENCES:
patent: 3947697 (1976-03-01), Archer et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5223755 (1993-06-01), Richley
patent: 5771264 (1998-06-01), Lane
patent: 5936912 (1999-08-01), Kawabata et al.
patent: 5940608 (1999-08-01), Manning
patent: 5955904 (1999-09-01), Kawasaki
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 5999027 (1999-12-01), Yamazaki
patent: 6018259 (2000-01-01), Lee
patent: 6069506 (2000-05-01), Miller, Jr. et al.
patent: 6069507 (2000-05-01), Shen et al.
patent: 6128248 (2000-10-01), Idei et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6181184 (2001-01-01), Yamazaki et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6205086 (2001-03-01), Hanzawa et al.
patent: 6215726 (2001-04-01), Kubo
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6281726 (2001-08-01), Miller, Jr.
patent: 6373303 (2002-04-01), Akita
patent: 6373913 (2002-04-01), Lee
patent: 6437417 (2002-08-01), Gilton
patent: 6437616 (2002-08-01), Antone et al.
patent: 6465828 (2002-10-01), Agarwal
patent: 6466073 (2002-10-01), Yukinari et al.
patent: 6469493 (2002-10-01), Muething et al.
patent: 6522182 (2003-02-01), Tomita et al.
patent: 6611475 (2003-08-01), Lin
patent: 6618283 (2003-09-01), Lin
patent: 6628154 (2003-09-01), Fiscus
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6642762 (2003-11-01), Von Kaenel
patent: 6680874 (2004-01-01), Harrison
patent: 6703879 (2004-03-01), Okuda et al.
patent: 6798259 (2004-09-01), Lin
patent: 6836166 (2004-12-01), Lin et al.
patent: 6839301 (2005-01-01), Lin et al.
patent: 6930525 (2005-08-01), Lin et al.
patent: 6943610 (2005-09-01), Saint-Laurent
patent: 6970521 (2005-11-01), Dosho
patent: 6987701 (2006-01-01), Lin et al.
patent: 7042971 (2006-05-01), Flanagan et al.
patent: 7072242 (2006-07-01), Okuda et al.
patent: 2001/0000426 (2001-04-01), Sung et al.
patent: 2001/0043097 (2001-11-01), Akita
patent: 2002/0008558 (2002-01-01), Okuda et al.
patent: 2003/0002316 (2002-01-01), Morita et al.
patent: 2002/0017939 (2002-02-01), Okuda et al.
patent: 2002/0031042 (2002-03-01), Kim et al.
patent: 2002/0036525 (2002-03-01), Hwang
patent: 2002/0157031 (2002-10-01), Lin
patent: 2002/0180500 (2002-12-01), Okuda et al.
patent: 2003/0103407 (2003-06-01), Ooishi et al.
patent: 2004/0076055 (2004-04-01), Harrison
patent: 2004/0251936 (2004-12-01), Gomm
patent: 2005/0140407 (2005-06-01), Lin
Wang, Yi-Ming et al., A Reliable Low-Power Fast Skew-Compensation Circuit, Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASP-DAC'04).
Wang, Yi-Ming et al., IEEE Journal of Solid-State Circuits, vol. 39, No. 6, Jun 2004, pp. 906-918.
Matano, Tatsuya, et al., IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 762-766.
Micro)n Technology, Inc.
Pham Ly D
Whyte Hirschboeck Dudek SC
LandOfFree
Method and system for improved efficiency of synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for improved efficiency of synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for improved efficiency of synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3986724