Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-07-12
2008-03-04
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C257S360000
Reexamination Certificate
active
07340699
ABSTRACT:
A semiconductor integrated circuit electrostatic discharge analysis apparatus includes a resistance network generation unit generating a resistance network served as a power supply interconnect equivalent circuit in a logic cell region of a semiconductor LSI circuit based on pitch, width and a sheet resistance of a power supply interconnect; a protection network generation unit generating an electrostatic discharge protection network with pads and protection elements placed in an I/O cell region of the changing semiconductor LSI circuit, connected to the resistance network; and an analysis unit calculating an inter-pad voltage between the pads when electrostatic discharge equivalent current flows between the pads.
REFERENCES:
patent: 3916340 (1975-10-01), Scott
patent: 5045913 (1991-09-01), Masleid et al.
patent: 6842714 (2005-01-01), Acar et al.
patent: 6888201 (2005-05-01), Yu
patent: 6934924 (2005-08-01), Paul et al.
patent: 6983432 (2006-01-01), Hayes
patent: 7114137 (2006-09-01), Hayashi
patent: 2002/0112212 (2002-08-01), Cohn et al.
patent: 2005/0102644 (2005-05-01), Collins et al.
patent: 2006/0123376 (2006-06-01), Vogel et al.
patent: 2000-99554 (2000-04-01), None
patent: 2002-197139 (2002-07-01), None
patent: 2003-233637 (2003-08-01), None
Li et al., “Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress”, Oct. 6-8, 1998, Electrical Overstress/Electrostatic Discharge Symposium Proceedings, pp. 281-289.
Wang, “A new design for complete on-chip ESD protection”, May 21-24, 2000, Custom Integrated Circuits Conference, CICC. Proceedings of the IEEE 2000, pp. 87-90.
Tong et al., “Modeling, extraction and simulation of CMOS I/O circuits under ESD stress”, May 31-Jun. 3, 1998,Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on, vol. 6, pp. 389-392 vol. 6.
P. Ngan et al, “Automatic Layout Based Verification Of Electrostatic Discharge Paths,” EOS/ESD Symposium, pp. 2A.4.1-2A.4.6, (2001).
Q. Li et al, “Full Chip ESD Design Rule Checking,” ISCAS 2001, V-503-V-506, 2001.
Copy of Official Action Letter issued Oct. 2, 2007 in counterpart Japanese application (Application No. 2004002068), with English language translation.
Hiromi Anzai et al., “Investigation Of ESD Protection Device By Circuit Simulator”,Technical Report of IEICE, The Institute of Electronics, Information and Communication Engineers, VLD99-58, SDM99-133, ICD99-141 (1999-98).
Hiromi Anzai et al., “Investigation Of Equivalent Circuit Model Of ESD Protection Devices”,Technical Report of IEICE, The Institute of Electronics, Information and Communication Engineers, VLD2002-77, SDM2002-183(2002-10).
Chiang Jack
Rossoshek Helen
LandOfFree
Analysis apparatus for semiconductor LSI circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analysis apparatus for semiconductor LSI circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analysis apparatus for semiconductor LSI circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3978719