Latching input buffer circuit with variable hysteresis

Details Latching input buffer circuit with variable hysteresis Latching input buffer circuit with variable hysteresis

2006-11-17

2008-09-02

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S087000

Reexamination Certificate

active

07420394

ABSTRACT:
An input buffer circuit with hysteresis includes a first stage and a second stage. The first stage includes a resistive device to provide a resistance between two nodes of the first stage. The two nodes are responsive to a signal input. The second stage includes four series-coupled transistors. A first node is coupled to the control electrodes of two of the four transistors and the second node is coupled to the control electrodes of the other two transistors. The second stage includes a signal output. In some examples, a resistance provided by the resistive device is variable and provides the buffer circuit with hysteresis.

REFERENCES:
patent: 4071784 (1978-01-01), Maeder et al.
patent: 4888498 (1989-12-01), Kadakia
patent: 5177376 (1993-01-01), Wellnitz et al.
patent: 5812462 (1998-09-01), Merritt
patent: 5973509 (1999-10-01), Taniguchi et al.
patent: 6975153 (2005-12-01), Hinterscher

Affiliated with

Also associated with

Rating

Latching input buffer circuit with variable hysteresis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latching input buffer circuit with variable hysteresis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latching input buffer circuit with variable hysteresis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3968321