Virtual path for interconnect fabric using bandwidth process

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07322021

ABSTRACT:
The present invention pertains to a system and method for specifying links, connectivity and bandwidth in an interconnect fabric. For example, a method for allocating connectivity and bandwidth of an integrated circuit may include receiving an interconnect fabric description, the described interconnect fabric having a plurality of platforms linked over an isochronous interconnect fabric. An arrangement of links of the received interconnect fabric is virtualized based on bandwidth. An arrangement of links of the received interconnect fabric is virtualized based on connectivity. The links are allocated on the basis of the virtualized link arrangements based on bandwidth and connectivity.

REFERENCES:
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5752070 (1998-05-01), Martin et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5898677 (1999-04-01), Deeley et al.
patent: 6152613 (2000-11-01), Martin et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 2002/0152305 (2002-10-01), Jackson et al.
“Self-Reconfigurable Programmable Logic Device” by Reetinder Sidhu, et al.; File # 3115; University of Southern California, Office of Technology Licensing, Los Angeles, CA; www.usc.edu/academe/otl; Sep. 7, 2001.
“Sea-of-IP: An Ocean of Design Possibilities”, Royal Phillips Electronics; PhiIips Semiconductors—Technology Home Pages; Sea-of-IP.
“Tensilica Navigates ‘Sea of Processors’ Designs” by Chris Edwards;Electronics Times; Jun. 14, 2001; www.eetimes.com., News Channels Semiconductors.
“On-Chip Networks Weighed as Wiring Alternative” by Ron Wilson,Integrated System Design, Jun. 25, 2001; www.eetimes.com. , News Channels Design Automation.
“Configurable Computing” by John Villasenor et al., Scientific American, Jun. 1997; www.sciam.com/0697issue/0697villasenor.html; Apr. 19, 2002.
“Simplify programmable-logic-IP integration” by Robert Cravotta, EDN Access, Apr. 11, 2002; www.e-insite.net/edn...x.asp?layout=article&articleId=CA207117; Apr. 30, 2002.
“Altera casts spotlight on IP integration tool” by Crista Souza, EBN, Mar. 7, 2002; www.ebnews.com/story/OEG20020307S0018; Apr. 30, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Virtual path for interconnect fabric using bandwidth process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Virtual path for interconnect fabric using bandwidth process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual path for interconnect fabric using bandwidth process will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3962399

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.