Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2008-03-25
2008-03-25
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S189070, C365S194000, C365S233100
Reexamination Certificate
active
11216489
ABSTRACT:
A method and apparatus for programming a data strobe (DQS) preamble in a memory by loading a defined set of bits into one or more registers of the memory, where one or more bits are formatted specifically for enabling the data strobe preamble. At least one of the bits is used to enable a data strobe preamble as either a default data strobe preamble of the memory or as a reduced data strobe preamble with a time length set equal to a fraction of the default preamble or a fraction of a clock cycle. The enabling bit can be used to provide a input for generating a delay that provides a delayed signal to drivers of the memory for producing a reduced data strobe preamble and for sequencing or driving data to be read out of the memory. The reduced data strobe preamble can also be used for writing data into the memory.
REFERENCES:
patent: 5457659 (1995-10-01), Schaefer
patent: 6061292 (2000-05-01), Su et al.
patent: 6240042 (2001-05-01), Li
patent: 6381194 (2002-04-01), Li
patent: 6392946 (2002-05-01), Wu et al.
patent: 6407963 (2002-06-01), Sonoda et al.
patent: 6512704 (2003-01-01), Wu et al.
patent: 6552955 (2003-04-01), Miki
patent: 6570944 (2003-05-01), Best et al.
patent: 6600681 (2003-07-01), Korger et al.
patent: 6603706 (2003-08-01), Nystuen et al.
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6615345 (2003-09-01), LaBerge
patent: 6621315 (2003-09-01), Heo et al.
patent: 6625702 (2003-09-01), Rentschler et al.
patent: 6680866 (2004-01-01), Kajimoto
patent: 6681301 (2004-01-01), Mehta et al.
patent: 6693472 (2004-02-01), Mikhalev et al.
patent: 6714464 (2004-03-01), Bhatia et al.
patent: 6715096 (2004-03-01), Kuge
patent: 6777976 (2004-08-01), Kuge
patent: 6814945 (2004-11-01), Kawakami et al.
patent: 6819151 (2004-11-01), Mikhalev et al.
patent: 6819599 (2004-11-01), Schaefer
patent: 6836503 (2004-12-01), Best et al.
patent: 6990562 (2006-01-01), Rentschler et al.
patent: 7002378 (2006-02-01), Srikanth et al.
patent: 7103126 (2006-09-01), Joo et al.
patent: 2002/0091958 (2002-07-01), Schoenfeld et al.
patent: 2002/0122348 (2002-09-01), Lee et al.
patent: 2003/0002316 (2003-01-01), Morita et al.
patent: 2003/0067812 (2003-04-01), Kajimoto
patent: 06-284121 (1994-10-01), None
patent: 406284121 (1994-10-01), None
patent: 07-177552 (1995-07-01), None
patent: 10-155002 (1998-09-01), None
patent: 411025029 (1999-01-01), None
patent: 11-008872 (1999-12-01), None
patent: 2003-173290 (2003-06-01), None
patent: 2004-103061 (2004-04-01), None
“1GB, 2GB (x72) 184-Pin Registered DDR SDRAM Dimms”,Micron Technology Inc., pp. 1-29, 2007.
Micro)n Technology, Inc.
Nguyen Viet Q.
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Programmable DQS preamble does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable DQS preamble, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable DQS preamble will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3957827