Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2008-09-30
2008-09-30
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S104000
Reexamination Certificate
active
10689345
ABSTRACT:
A method for balancing the load of a parallel processing system having parallel processing elements (PEs) linked serially in a line with first and second ends, wherein each of the PEs has a local number of tasks associated therewith, the method comprising determining a total number of tasks present on the line; notifying each of the PEs of the total number of tasks, calculating a local mean number of tasks for each of the PEs, and calculating a local deviation for each of the PEs. The method also comprises determining a first local cumulative deviation for each of the PEs, determining a second local cumulative deviation for each of the PEs, and redistributing tasks among the PEs in response to the first local cumulative deviation and the second local cumulative deviation.
REFERENCES:
patent: 4386413 (1983-05-01), Vignes et al.
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4992933 (1991-02-01), Taylor
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5241677 (1993-08-01), Naganuma et al.
patent: 5535387 (1996-07-01), Matsouka et al.
patent: 5581773 (1996-12-01), Glover
patent: 5630129 (1997-05-01), Wheat
patent: 5701482 (1997-12-01), Harrison et al.
patent: 5850489 (1998-12-01), Rich
patent: 5892517 (1999-04-01), Rich
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6078945 (2000-06-01), Hinsley
patent: 6219776 (2001-04-01), Pechanek et al.
patent: 6279088 (2001-08-01), Elliot et al.
patent: 6292822 (2001-09-01), Hardwick
patent: 6392822 (2002-05-01), Takahashi
patent: 6404439 (2002-06-01), Coulombe et al.
patent: 6421772 (2002-07-01), Maeda et al.
patent: 6430618 (2002-08-01), Karger et al.
patent: 6587938 (2003-07-01), Eilert et al.
patent: 6651082 (2003-11-01), Kawase et al.
patent: 2004/0024874 (2004-02-01), Smith
patent: WO 01/88696 (2001-11-01), None
Larry Rudolph, Miriam Slivkin-Allalouf, Eli Upfal; A Simple Load Balancing Scheme for Task Allocation in Parallel Machines; 1991 ACM.
Finney Thomas; Calulas; Second Edition 1994.
Daehyun Kim, Mainak Chaudhuri, and Mark Heinrich, Leveraging Cache Coherence in Active Memory Systems, Proceedings of the 16th ACM Int'l Conference on Supercomputing, pp. 2-13, New York City, USA, Jun. 2002.
Mainak Chaudhuri, Daehyun Kim, and Mark Heinrich, Cache Coherence Protocol Design for Active Memory Systems, Proceedings of the 2002 Int'l Conference on Parallel and Distributed Processing Techniques and Applications, pp. 83-89, Las Vegas, USA, Jun. 2002.
Al Kawsar Abdullah
An Meng-Ai
Jones Day
Micro)n Technology, Inc.
Pencoske Edward L.
LandOfFree
Method for load balancing a line of parallel processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for load balancing a line of parallel processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for load balancing a line of parallel processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3955987